mirror of
				https://github.com/c64scene-ar/llvm-6502.git
				synced 2025-10-31 08:16:47 +00:00 
			
		
		
		
	consistency with other cases, no functionality change
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@23524 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
		| @@ -1058,6 +1058,8 @@ unsigned ISel::SelectExpr(SDOperand N, bool Recording) { | ||||
|     DestType = N.getValue(0).getValueType(); | ||||
|     if (Result == 1) | ||||
|       Result = ExprMap[N.getValue(0)] = MakeReg(DestType); | ||||
|     else  | ||||
|       ExprMap[N.getValue(1)] = 1; | ||||
|     Tmp1 = dyn_cast<RegisterSDNode>(Node->getOperand(1))->getReg(); | ||||
|     if (MVT::isInteger(DestType)) | ||||
|       BuildMI(BB, PPC::OR, 2, Result).addReg(Tmp1).addReg(Tmp1); | ||||
|   | ||||
		Reference in New Issue
	
	Block a user