6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-02-14 02:33:53 +00:00
Code Issues Projects Releases Wiki Activity

Fix errant printing of [v]ldm instructions that aren't a pop

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@114445 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Jim Grosbach 2010-09-21 16:45:31 +00:00
parent a53557e4fb
commit 532baa5d53
1 changed files with 24 additions and 32 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

56
lib/Target/ARM/ARMAsmPrinter.cpp
View File

@ -1174,47 +1174,39 @@ void ARMAsmPrinter::EmitInstruction(const MachineInstr *MI) {
} else } else
// A8.6.123 PUSH // A8.6.123 PUSH
if ((MI->getOpcode() == ARM::STM_UPD || MI->getOpcode() == ARM::t2STM_UPD) && if ((MI->getOpcode() == ARM::STM_UPD || MI->getOpcode() == ARM::t2STM_UPD) &&
MI->getOperand(0).getReg() == ARM::SP) { MI->getOperand(0).getReg() == ARM::SP &&
const MachineOperand &MO1 = MI->getOperand(2); ARM_AM::getAM4SubMode(MI->getOperand(2).getImm()) == ARM_AM::db) {
if (ARM_AM::getAM4SubMode(MO1.getImm()) == ARM_AM::db) { OS << '\t' << "push";
OS << '\t' << "push"; printPredicateOperand(MI, 3, OS);
printPredicateOperand(MI, 3, OS); OS << '\t';
OS << '\t'; printRegisterList(MI, 5, OS);
printRegisterList(MI, 5, OS);
}
} else } else
// A8.6.122 POP // A8.6.122 POP
if ((MI->getOpcode() == ARM::LDM_UPD || MI->getOpcode() == ARM::t2LDM_UPD) && if ((MI->getOpcode() == ARM::LDM_UPD || MI->getOpcode() == ARM::t2LDM_UPD) &&
MI->getOperand(0).getReg() == ARM::SP) { MI->getOperand(0).getReg() == ARM::SP &&
const MachineOperand &MO1 = MI->getOperand(2); ARM_AM::getAM4SubMode(MI->getOperand(2).getImm()) == ARM_AM::ia) {
if (ARM_AM::getAM4SubMode(MO1.getImm()) == ARM_AM::ia) { OS << '\t' << "pop";
OS << '\t' << "pop"; printPredicateOperand(MI, 3, OS);
printPredicateOperand(MI, 3, OS); OS << '\t';
OS << '\t'; printRegisterList(MI, 5, OS);
printRegisterList(MI, 5, OS);
}
} else } else
// A8.6.355 VPUSH // A8.6.355 VPUSH
if ((MI->getOpcode() == ARM::VSTMS_UPD || MI->getOpcode() ==ARM::VSTMD_UPD) && if ((MI->getOpcode() == ARM::VSTMS_UPD || MI->getOpcode() ==ARM::VSTMD_UPD) &&
MI->getOperand(0).getReg() == ARM::SP) { MI->getOperand(0).getReg() == ARM::SP &&
const MachineOperand &MO1 = MI->getOperand(2); ARM_AM::getAM4SubMode(MI->getOperand(2).getImm()) == ARM_AM::db) {
if (ARM_AM::getAM4SubMode(MO1.getImm()) == ARM_AM::db) { OS << '\t' << "vpush";
OS << '\t' << "vpush"; printPredicateOperand(MI, 3, OS);
printPredicateOperand(MI, 3, OS); OS << '\t';
OS << '\t'; printRegisterList(MI, 5, OS);
printRegisterList(MI, 5, OS);
}
} else } else
// A8.6.354 VPOP // A8.6.354 VPOP
if ((MI->getOpcode() == ARM::VLDMS_UPD || MI->getOpcode() ==ARM::VLDMD_UPD) && if ((MI->getOpcode() == ARM::VLDMS_UPD || MI->getOpcode() ==ARM::VLDMD_UPD) &&
MI->getOperand(0).getReg() == ARM::SP) { MI->getOperand(0).getReg() == ARM::SP &&
const MachineOperand &MO1 = MI->getOperand(2); ARM_AM::getAM4SubMode(MI->getOperand(2).getImm()) == ARM_AM::ia) {
if (ARM_AM::getAM4SubMode(MO1.getImm()) == ARM_AM::ia) { OS << '\t' << "vpop";
OS << '\t' << "vpop"; printPredicateOperand(MI, 3, OS);
printPredicateOperand(MI, 3, OS); OS << '\t';
OS << '\t'; printRegisterList(MI, 5, OS);
printRegisterList(MI, 5, OS);
}
} else } else
printInstruction(MI, OS); printInstruction(MI, OS);