6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-09-26 09:18:56 +00:00
Code Issues Projects Releases Wiki Activity

[ms-inline asm] These should be int64_t, not uint64_t.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@179724 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chad Rosier
2013-04-17 21:14:38 +00:00
parent 9739b65264
commit 53c9def433
1 changed files with 6 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files

12
lib/Target/X86/AsmParser/X86AsmParser.cpp
View File

@@ -485,11 +485,11 @@ private:
X86Operand *ParseIntelOperand(); X86Operand *ParseIntelOperand();
X86Operand *ParseIntelOffsetOfOperator(); X86Operand *ParseIntelOffsetOfOperator();
X86Operand *ParseIntelOperator(unsigned OpKind); X86Operand *ParseIntelOperator(unsigned OpKind);
X86Operand *ParseIntelMemOperand(unsigned SegReg, uint64_t ImmDisp, X86Operand *ParseIntelMemOperand(unsigned SegReg, int64_t ImmDisp,
SMLoc StartLoc); SMLoc StartLoc);
X86Operand *ParseIntelExpression(IntelExprStateMachine &SM, SMLoc &End); X86Operand *ParseIntelExpression(IntelExprStateMachine &SM, SMLoc &End);
X86Operand *ParseIntelBracExpression(unsigned SegReg, SMLoc Start, X86Operand *ParseIntelBracExpression(unsigned SegReg, SMLoc Start,
uint64_t ImmDisp, unsigned Size); int64_t ImmDisp, unsigned Size);
X86Operand *ParseIntelVarWithQualifier(const MCExpr *&Disp, X86Operand *ParseIntelVarWithQualifier(const MCExpr *&Disp,
StringRef &Identifier); StringRef &Identifier);
X86Operand *ParseMemOperand(unsigned SegReg, SMLoc StartLoc); X86Operand *ParseMemOperand(unsigned SegReg, SMLoc StartLoc);
@@ -1293,7 +1293,7 @@ X86AsmParser::ParseIntelExpression(IntelExprStateMachine &SM, SMLoc &End) {
} }
X86Operand *X86AsmParser::ParseIntelBracExpression(unsigned SegReg, SMLoc Start, X86Operand *X86AsmParser::ParseIntelBracExpression(unsigned SegReg, SMLoc Start,
uint64_t ImmDisp, int64_t ImmDisp,
unsigned Size) { unsigned Size) {
const AsmToken &Tok = Parser.getTok(); const AsmToken &Tok = Parser.getTok();
SMLoc BracLoc = Tok.getLoc(), End = Tok.getEndLoc(); SMLoc BracLoc = Tok.getLoc(), End = Tok.getEndLoc();
@@ -1397,7 +1397,7 @@ X86Operand *X86AsmParser::ParseIntelVarWithQualifier(const MCExpr *&Disp,
/// ParseIntelMemOperand - Parse intel style memory operand. /// ParseIntelMemOperand - Parse intel style memory operand.
X86Operand *X86AsmParser::ParseIntelMemOperand(unsigned SegReg, X86Operand *X86AsmParser::ParseIntelMemOperand(unsigned SegReg,
uint64_t ImmDisp, int64_t ImmDisp,
SMLoc Start) { SMLoc Start) {
const AsmToken &Tok = Parser.getTok(); const AsmToken &Tok = Parser.getTok();
SMLoc End; SMLoc End;
@@ -1415,7 +1415,7 @@ X86Operand *X86AsmParser::ParseIntelMemOperand(unsigned SegReg,
if (isParsingInlineAsm()) if (isParsingInlineAsm())
InstInfo->AsmRewrites->push_back(AsmRewrite(AOK_ImmPrefix, InstInfo->AsmRewrites->push_back(AsmRewrite(AOK_ImmPrefix,
Tok.getLoc())); Tok.getLoc()));
uint64_t ImmDisp = Tok.getIntVal(); int64_t ImmDisp = Tok.getIntVal();
Parser.Lex(); // Eat the integer. Parser.Lex(); // Eat the integer.
if (getLexer().isNot(AsmToken::LBrac)) if (getLexer().isNot(AsmToken::LBrac))
return ErrorOperand(Start, "Expected '[' token!"); return ErrorOperand(Start, "Expected '[' token!");
@@ -1455,7 +1455,7 @@ bool X86AsmParser::ParseIntelDotOperator(const MCExpr *Disp,
const MCExpr **NewDisp, const MCExpr **NewDisp,
SmallString<64> &Err) { SmallString<64> &Err) {
const AsmToken &Tok = Parser.getTok(); const AsmToken &Tok = Parser.getTok();
uint64_t OrigDispVal, DotDispVal; int64_t OrigDispVal, DotDispVal;
// FIXME: Handle non-constant expressions. // FIXME: Handle non-constant expressions.
if (const MCConstantExpr *OrigDisp = dyn_cast<MCConstantExpr>(Disp)) { if (const MCConstantExpr *OrigDisp = dyn_cast<MCConstantExpr>(Disp)) {