6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-01-08 03:30:22 +00:00
Code Issues Projects Releases Wiki Activity

isAsCheapAsMove instructions can have register src operands. Check if they are really re-materializable.

Browse Source 
This fixes sse.expandfft and sse.stepfft.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@63890 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Evan Cheng 2009-02-05 22:24:17 +00:00
parent 3484c09e0d
commit 54801f78b1
2 changed files with 15 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
lib/CodeGen/SimpleRegisterCoalescing.cpp
View File

@ -558,6 +558,9 @@ bool SimpleRegisterCoalescing::ReMaterializeTrivialDef(LiveInterval &SrcInt,
const TargetInstrDesc &TID = DefMI->getDesc();
if (!TID.isAsCheapAsAMove())
return false;
if (!DefMI->getDesc().isRematerializable() ||
!tii_->isTriviallyReMaterializable(DefMI))
return false;
bool SawStore = false;
if (!DefMI->isSafeToMove(tii_, SawStore))
return false;

12
test/CodeGen/X86/2009-02-05-CoalescerBug.ll Normal file
View File

@ -0,0 +1,12 @@
; RUN: llvm-as < %s | llc -march=x86 -mattr=+sse2 | grep movss | count 2
; RUN: llvm-as < %s | llc -march=x86 -mattr=+sse2 | grep movaps | count 4
define i1 @cfft2_bb12_bb12_2E_ce([2 x float]* %y, [2 x float]* %w, i32, [2 x float]* %x.pn59, i32 %smax190, i32 %j.1180, <4 x float> %wu.2179, <4 x float> %wr.2178, <4 x float>* %tmp89.out, <4 x float>* %tmp107.out, i32* %indvar.next218.out) nounwind {
newFuncRoot:
%tmp82 = insertelement <4 x float> %wr.2178, float 0.000000e+00, i32 0 ; <<4 x float>> [#uses=1]
%tmp85 = insertelement <4 x float> %tmp82, float 0.000000e+00, i32 1 ; <<4 x float>> [#uses=1]
%tmp87 = insertelement <4 x float> %tmp85, float 0.000000e+00, i32 2 ; <<4 x float>> [#uses=1]
%tmp89 = insertelement <4 x float> %tmp87, float 0.000000e+00, i32 3 ; <<4 x float>> [#uses=1]
store <4 x float> %tmp89, <4 x float>* %tmp89.out
ret i1 false
}