6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-28 04:33:05 +00:00
Code Issues Projects Releases Wiki Activity

[mips] Add Octeon cnMips instructions mtmX and mtpX

Browse Source 
Adds the Octeon cnMips instructions "load multiplier register MPLx" and "load product register Px".
Includes tests.

Reviews by: Daniel.Sanders@imgtec.com

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@205343 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Kai Nacke 2014-04-01 18:35:26 +00:00
parent f319a2c3b3
commit 54c55edb0a
3 changed files with 31 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
lib/Target/Mips/Mips64InstrInfo.td
View File

@ -257,6 +257,14 @@ let Defs = [HI0, LO0, P0, P1, P2] in
def DMUL : ArithLogicR<"dmul", GPR64Opnd, 1, II_DMUL, mul>, def DMUL : ArithLogicR<"dmul", GPR64Opnd, 1, II_DMUL, mul>,
ADD_FM<0x1c, 0x03>; ADD_FM<0x1c, 0x03>;
// Move to multiplier/product register
def MTM0 : MoveToLOHI<"mtm0", GPR64Opnd, [MPL0, P0, P1, P2]>, MTMR_FM<0x08>;
def MTM1 : MoveToLOHI<"mtm1", GPR64Opnd, [MPL1, P0, P1, P2]>, MTMR_FM<0x0c>;
def MTM2 : MoveToLOHI<"mtm2", GPR64Opnd, [MPL2, P0, P1, P2]>, MTMR_FM<0x0d>;
def MTP0 : MoveToLOHI<"mtp0", GPR64Opnd, [P0]>, MTMR_FM<0x09>;
def MTP1 : MoveToLOHI<"mtp1", GPR64Opnd, [P1]>, MTMR_FM<0x0a>;
def MTP2 : MoveToLOHI<"mtp2", GPR64Opnd, [P2]>, MTMR_FM<0x0b>;
// Count Ones in a Word/Doubleword // Count Ones in a Word/Doubleword
def POP : Count1s<"pop", GPR32Opnd>, POP_FM<0x2c>; def POP : Count1s<"pop", GPR32Opnd>, POP_FM<0x2c>;
def DPOP : Count1s<"dpop", GPR64Opnd>, POP_FM<0x2d>; def DPOP : Count1s<"dpop", GPR64Opnd>, POP_FM<0x2d>;

11
lib/Target/Mips/MipsInstrFormats.td
View File

@ -489,6 +489,17 @@ class WAIT_FM : StdArch {
let Inst{5-0} = 0x20; let Inst{5-0} = 0x20;
} }
class MTMR_FM<bits<6> funct> : StdArch {
bits<5> rs;
bits<32> Inst;
let Inst{31-26} = 0x1c;
let Inst{25-21} = rs;
let Inst{20-6} = 0;
let Inst{5-0} = funct;
}
class POP_FM<bits<6> funct> : StdArch { class POP_FM<bits<6> funct> : StdArch {
bits<5> rd; bits<5> rd;
bits<5> rs; bits<5> rs;

12
test/MC/Mips/octeon-instructions.s
View File

@ -7,6 +7,12 @@
# CHECK: dmul $19, $24, $25 # encoding: [0x73,0x19,0x98,0x03] # CHECK: dmul $19, $24, $25 # encoding: [0x73,0x19,0x98,0x03]
# CHECK: dpop $9, $6 # encoding: [0x70,0xc0,0x48,0x2d] # CHECK: dpop $9, $6 # encoding: [0x70,0xc0,0x48,0x2d]
# CHECK: dpop $15, $22 # encoding: [0x72,0xc0,0x78,0x2d] # CHECK: dpop $15, $22 # encoding: [0x72,0xc0,0x78,0x2d]
# CHECK: mtm0 $15 # encoding: [0x71,0xe0,0x00,0x08]
# CHECK: mtm1 $16 # encoding: [0x72,0x00,0x00,0x0c]
# CHECK: mtm2 $17 # encoding: [0x72,0x20,0x00,0x0d]
# CHECK: mtp0 $18 # encoding: [0x72,0x40,0x00,0x09]
# CHECK: mtp1 $19 # encoding: [0x72,0x60,0x00,0x0a]
# CHECK: mtp2 $20 # encoding: [0x72,0x80,0x00,0x0b]
# CHECK: pop $9, $6 # encoding: [0x70,0xc0,0x48,0x2c] # CHECK: pop $9, $6 # encoding: [0x70,0xc0,0x48,0x2c]
# CHECK: pop $8, $19 # encoding: [0x72,0x60,0x40,0x2c] # CHECK: pop $8, $19 # encoding: [0x72,0x60,0x40,0x2c]
# CHECK: seq $25, $23, $24 # encoding: [0x72,0xf8,0xc8,0x2a] # CHECK: seq $25, $23, $24 # encoding: [0x72,0xf8,0xc8,0x2a]
@ -19,6 +25,12 @@
dmul $19, $24, $25 dmul $19, $24, $25
dpop $9, $6 dpop $9, $6
dpop $15, $22 dpop $15, $22
mtm0 $15
mtm1 $16
mtm2 $17
mtp0 $18
mtp1 $19
mtp2 $20
pop $9, $6 pop $9, $6
pop $8, $19 pop $8, $19
seq $25, $23, $24 seq $25, $23, $24