6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-02-09 13:33:17 +00:00
Code Issues Projects Releases Wiki Activity

80 column

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@109513 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Jim Grosbach 2010-07-27 17:38:47 +00:00
parent ae64eedae2
commit 57cb4f8be1
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
lib/CodeGen/VirtRegRewriter.cpp
View File

@ -460,7 +460,7 @@ public:
/// blocks each of which is a successor of the specified BB and has no other /// blocks each of which is a successor of the specified BB and has no other
/// predecessor. /// predecessor.
static void findSinglePredSuccessor(MachineBasicBlock *MBB, static void findSinglePredSuccessor(MachineBasicBlock *MBB,
SmallVectorImpl<MachineBasicBlock *> &Succs) { SmallVectorImpl<MachineBasicBlock *> &Succs){
for (MachineBasicBlock::succ_iterator SI = MBB->succ_begin(), for (MachineBasicBlock::succ_iterator SI = MBB->succ_begin(),
SE = MBB->succ_end(); SI != SE; ++SI) { SE = MBB->succ_end(); SI != SE; ++SI) {
MachineBasicBlock *SuccMBB = *SI; MachineBasicBlock *SuccMBB = *SI;
@ -852,8 +852,8 @@ unsigned ReuseInfo::GetRegForReload(const TargetRegisterClass *RC,
// Yup, use the reload register that we didn't use before. // Yup, use the reload register that we didn't use before.
unsigned NewReg = Op.AssignedPhysReg; unsigned NewReg = Op.AssignedPhysReg;
Rejected.insert(PhysReg); Rejected.insert(PhysReg);
return GetRegForReload(RC, NewReg, MF, MI, Spills, MaybeDeadStores, Rejected, return GetRegForReload(RC, NewReg, MF, MI, Spills, MaybeDeadStores,
RegKills, KillOps, VRM); Rejected, RegKills, KillOps, VRM);
} else { } else {
// Otherwise, we might also have a problem if a previously reused // Otherwise, we might also have a problem if a previously reused
// value aliases the new register. If so, codegen the previous reload // value aliases the new register. If so, codegen the previous reload
@ -2302,7 +2302,7 @@ LocalRewriter::RewriteMBB(LiveIntervals *LIs,
unsigned PhysReg = Spills.getSpillSlotOrReMatPhysReg(SS); unsigned PhysReg = Spills.getSpillSlotOrReMatPhysReg(SS);
SmallVector<MachineInstr*, 4> NewMIs; SmallVector<MachineInstr*, 4> NewMIs;
if (PhysReg && if (PhysReg &&
TII->unfoldMemoryOperand(MF, &MI, PhysReg, false, false, NewMIs)) { TII->unfoldMemoryOperand(MF, &MI, PhysReg, false, false, NewMIs)){
MBB->insert(MII, NewMIs[0]); MBB->insert(MII, NewMIs[0]);
InvalidateKills(MI, TRI, RegKills, KillOps); InvalidateKills(MI, TRI, RegKills, KillOps);
VRM->RemoveMachineInstrFromMaps(&MI); VRM->RemoveMachineInstrFromMaps(&MI);