mirror of
				https://github.com/c64scene-ar/llvm-6502.git
				synced 2025-11-04 05:17:07 +00:00 
			
		
		
		
	Use SmallVectorImpl instead of SmallVector with hardcoded size in MRegister public interface.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@43150 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
		@@ -49,9 +49,9 @@ storeRegToStackSlot(MachineBasicBlock &MBB, MachineBasicBlock::iterator I,
 | 
			
		||||
}
 | 
			
		||||
 | 
			
		||||
void SparcRegisterInfo::storeRegToAddr(MachineFunction &MF, unsigned SrcReg,
 | 
			
		||||
                                       SmallVector<MachineOperand,4> Addr,
 | 
			
		||||
                                       SmallVectorImpl<MachineOperand> Addr,
 | 
			
		||||
                                       const TargetRegisterClass *RC,
 | 
			
		||||
                                  SmallVector<MachineInstr*, 4> &NewMIs) const {
 | 
			
		||||
                                 SmallVectorImpl<MachineInstr*> &NewMIs) const {
 | 
			
		||||
  unsigned Opc = 0;
 | 
			
		||||
  if (RC == SP::IntRegsRegisterClass)
 | 
			
		||||
    Opc = SP::STri;
 | 
			
		||||
@@ -91,9 +91,9 @@ loadRegFromStackSlot(MachineBasicBlock &MBB, MachineBasicBlock::iterator I,
 | 
			
		||||
}
 | 
			
		||||
 | 
			
		||||
void SparcRegisterInfo::loadRegFromAddr(MachineFunction &MF, unsigned DestReg,
 | 
			
		||||
                                        SmallVector<MachineOperand,4> Addr,
 | 
			
		||||
                                        SmallVectorImpl<MachineOperand> Addr,
 | 
			
		||||
                                        const TargetRegisterClass *RC,
 | 
			
		||||
                                  SmallVector<MachineInstr*, 4> &NewMIs) const {
 | 
			
		||||
                                 SmallVectorImpl<MachineInstr*> &NewMIs) const {
 | 
			
		||||
  unsigned Opc = 0;
 | 
			
		||||
  if (RC == SP::IntRegsRegisterClass)
 | 
			
		||||
    Opc = SP::LDri;
 | 
			
		||||
 
 | 
			
		||||
		Reference in New Issue
	
	Block a user