6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-01-10 02:36:06 +00:00
Code Issues Projects Releases Wiki Activity

Don't allow vextractf128 to be folded with unaligned stores. We don't fold unaligned loads so shouldn't fold unaligned stores as it can cause an alignment fault to occur.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@162658 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Craig Topper 2012-08-27 07:19:59 +00:00
parent eceb5b9977
commit 58bfb27c4b
1 changed files with 9 additions and 13 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

22
lib/Target/X86/X86InstrSSE.td
View File

@ -7291,19 +7291,15 @@ def VEXTRACTF128mr : AVXAIi8<0x19, MRMDestMem, (outs),
// Extract and store.
let Predicates = [HasAVX] in {
def : Pat<(alignedstore (int_x86_avx_vextractf128_ps_256 VR256:$src1, imm:$src2), addr:$dst),
(VEXTRACTF128mr addr:$dst, VR256:$src1, imm:$src2)>;
def : Pat<(alignedstore (int_x86_avx_vextractf128_pd_256 VR256:$src1, imm:$src2), addr:$dst),
(VEXTRACTF128mr addr:$dst, VR256:$src1, imm:$src2)>;
def : Pat<(alignedstore (int_x86_avx_vextractf128_si_256 VR256:$src1, imm:$src2), addr:$dst),
(VEXTRACTF128mr addr:$dst, VR256:$src1, imm:$src2)>;
def : Pat<(int_x86_sse_storeu_ps addr:$dst, (int_x86_avx_vextractf128_ps_256 VR256:$src1, imm:$src2)),
(VEXTRACTF128mr addr:$dst, VR256:$src1, imm:$src2)>;
def : Pat<(int_x86_sse2_storeu_pd addr:$dst, (int_x86_avx_vextractf128_pd_256 VR256:$src1, imm:$src2)),
(VEXTRACTF128mr addr:$dst, VR256:$src1, imm:$src2)>;
def : Pat<(int_x86_sse2_storeu_dq addr:$dst, (bc_v16i8 (int_x86_avx_vextractf128_si_256 VR256:$src1, imm:$src2))),
(VEXTRACTF128mr addr:$dst, VR256:$src1, imm:$src2)>;
def : Pat<(alignedstore (int_x86_avx_vextractf128_ps_256 VR256:$src1,
imm:$src2), addr:$dst),
(VEXTRACTF128mr addr:$dst, VR256:$src1, imm:$src2)>;
def : Pat<(alignedstore (int_x86_avx_vextractf128_pd_256 VR256:$src1,
imm:$src2), addr:$dst),
(VEXTRACTF128mr addr:$dst, VR256:$src1, imm:$src2)>;
def : Pat<(alignedstore (int_x86_avx_vextractf128_si_256 VR256:$src1,
imm:$src2), addr:$dst),
(VEXTRACTF128mr addr:$dst, VR256:$src1, imm:$src2)>;
}
// AVX1 patterns