mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-01-23 02:32:11 +00:00
Expand EHSELECTION and EHSELECTION nodes. Set the correct exception pointer and
selector registers. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@149584 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
1ad175e7e0
commit
590baca06c
@ -197,7 +197,9 @@ MipsTargetLowering(MipsTargetMachine &TM)
|
||||
setOperationAction(ISD::FMA, MVT::f64, Expand);
|
||||
|
||||
setOperationAction(ISD::EXCEPTIONADDR, MVT::i32, Expand);
|
||||
setOperationAction(ISD::EXCEPTIONADDR, MVT::i64, Expand);
|
||||
setOperationAction(ISD::EHSELECTION, MVT::i32, Expand);
|
||||
setOperationAction(ISD::EHSELECTION, MVT::i64, Expand);
|
||||
|
||||
setOperationAction(ISD::VAARG, MVT::Other, Expand);
|
||||
setOperationAction(ISD::VACOPY, MVT::Other, Expand);
|
||||
@ -248,8 +250,8 @@ MipsTargetLowering(MipsTargetMachine &TM)
|
||||
setStackPointerRegisterToSaveRestore(HasMips64 ? Mips::SP_64 : Mips::SP);
|
||||
computeRegisterProperties();
|
||||
|
||||
setExceptionPointerRegister(Mips::A0);
|
||||
setExceptionSelectorRegister(Mips::A1);
|
||||
setExceptionPointerRegister(IsN64 ? Mips::A0_64 : Mips::A0);
|
||||
setExceptionSelectorRegister(IsN64 ? Mips::A1_64 : Mips::A1);
|
||||
}
|
||||
|
||||
bool MipsTargetLowering::allowsUnalignedMemoryAccesses(EVT VT) const {
|
||||
|
Loading…
x
Reference in New Issue
Block a user