6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-11-28 21:18:16 +00:00
Code Issues Projects Releases Wiki Activity

Increase number of available registers when target is MIPS32.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@131660 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Akira Hatanaka
2011-05-19 18:25:03 +00:00
parent aaa7f499c1
commit 59d266029c
2 changed files with 11 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

10
lib/Target/Mips/MipsRegisterInfo.cpp
View File

@@ -110,8 +110,16 @@ getCalleeSavedRegs(const MachineFunction *MF) const
Mips::F20, Mips::F22, Mips::F24, Mips::F26, Mips::F28, Mips::F30, 0 Mips::F20, Mips::F22, Mips::F24, Mips::F26, Mips::F28, Mips::F30, 0
}; };
static const unsigned Mips32CalleeSavedRegs[] = {
Mips::S0, Mips::S1, Mips::S2, Mips::S3,
Mips::S4, Mips::S5, Mips::S6, Mips::S7,
Mips::D10, Mips::D11, Mips::D12, Mips::D13, Mips::D14, Mips::D15, 0
};
if (Subtarget.isSingleFloat()) if (Subtarget.isSingleFloat())
return SingleFloatOnlyCalleeSavedRegs; return SingleFloatOnlyCalleeSavedRegs;
else if (Subtarget.isMips32())
return Mips32CalleeSavedRegs;
else else
return BitMode32CalleeSavedRegs; return BitMode32CalleeSavedRegs;
} }
@@ -129,7 +137,7 @@ getReservedRegs(const MachineFunction &MF) const {
Reserved.set(Mips::RA); Reserved.set(Mips::RA);
// SRV4 requires that odd register can't be used. // SRV4 requires that odd register can't be used.
if (!Subtarget.isSingleFloat()) if (!Subtarget.isSingleFloat() && !Subtarget.isMips32())
for (unsigned FReg=(Mips::F0)+1; FReg < Mips::F30; FReg+=2) for (unsigned FReg=(Mips::F0)+1; FReg < Mips::F30; FReg+=2)
Reserved.set(FReg); Reserved.set(FReg);

4
lib/Target/Mips/MipsRegisterInfo.td
View File

@@ -214,7 +214,7 @@ def FGR32 : RegisterClass<"Mips", [f32], 32,
const TargetMachine &TM = MF.getTarget(); const TargetMachine &TM = MF.getTarget();
const MipsSubtarget &Subtarget = TM.getSubtarget<MipsSubtarget>(); const MipsSubtarget &Subtarget = TM.getSubtarget<MipsSubtarget>();
if (Subtarget.isSingleFloat()) if (Subtarget.isMips32() || Subtarget.isSingleFloat())
return MIPS_FGR32; return MIPS_FGR32;
else else
return MIPS_SVR4_FGR32; return MIPS_SVR4_FGR32;
@@ -225,7 +225,7 @@ def FGR32 : RegisterClass<"Mips", [f32], 32,
const TargetMachine &TM = MF.getTarget(); const TargetMachine &TM = MF.getTarget();
const MipsSubtarget &Subtarget = TM.getSubtarget<MipsSubtarget>(); const MipsSubtarget &Subtarget = TM.getSubtarget<MipsSubtarget>();
if (Subtarget.isSingleFloat()) if (Subtarget.isMips32() || Subtarget.isSingleFloat())
return MIPS_FGR32 + (sizeof(MIPS_FGR32) / sizeof(unsigned)); return MIPS_FGR32 + (sizeof(MIPS_FGR32) / sizeof(unsigned));
else else
return MIPS_SVR4_FGR32 + (sizeof(MIPS_SVR4_FGR32) / sizeof(unsigned)); return MIPS_SVR4_FGR32 + (sizeof(MIPS_SVR4_FGR32) / sizeof(unsigned));