6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-02-07 14:33:15 +00:00
Code Issues Projects Releases Wiki Activity

Handle AssertSext/AssertZext nodes, fixing the regressions last night.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@23170 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner 2005-08-31 17:48:04 +00:00
parent 7383ce4127
commit 5dd7fea3f2
1 changed files with 4 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
lib/Target/PowerPC/PPCISelPattern.cpp
View File

@ -781,6 +781,10 @@ unsigned ISel::SelectExpr(SDOperand N, bool Recording) {
Reg = Result = (N.getValueType() != MVT::Other) ?
MakeReg(N.getValueType()) : 1;
break;
case ISD::AssertSext:
case ISD::AssertZext:
// Don't allocate a vreg for these nodes.
return Reg = SelectExpr(N.getOperand(0));
case ISD::TAILCALL:
case ISD::CALL:
// If this is a call instruction, make sure to prepare ALL of the result