6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-08-09 11:25:55 +00:00
Code Issues Projects Releases Wiki Activity

Add some more checking/verification code

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@23344 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner
2005-09-14 02:11:12 +00:00
parent 1f39e2910b
commit 5f8cb2a28a
1 changed files with 19 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

21
utils/TableGen/DAGISelEmitter.cpp
View File

@@ -654,8 +654,12 @@ void DAGISelEmitter::ParseAndResolveInstructions() {
I->error("Could not infer all types in pattern!"); I->error("Could not infer all types in pattern!");
} }
// SetDestinations - Keep track of all the virtual registers that are 'set'
// in the instruction, including what reg class they are.
std::map<std::string, Record*> SetDestinations;
// Verify that the top-level forms in the instruction are of void type, and // Verify that the top-level forms in the instruction are of void type, and
// figure out how many of the instruction operands are destinations. // fill in the SetDestinations map.
for (unsigned j = 0, e = I->getNumTrees(); j != e; ++j) { for (unsigned j = 0, e = I->getNumTrees(); j != e; ++j) {
TreePatternNode *Pat = I->getTree(j); TreePatternNode *Pat = I->getTree(j);
if (Pat->getType() != MVT::isVoid) { if (Pat->getType() != MVT::isVoid) {
@@ -677,16 +681,29 @@ void DAGISelEmitter::ParseAndResolveInstructions() {
TreePatternNode *Dest = Pat->getChild(i); TreePatternNode *Dest = Pat->getChild(i);
if (!Dest->isLeaf()) if (!Dest->isLeaf())
I->error("set destination should be a virtual register!"); I->error("set destination should be a virtual register!");
DefInit *Val = dynamic_cast<DefInit*>(Dest->getLeafValue()); DefInit *Val = dynamic_cast<DefInit*>(Dest->getLeafValue());
if (!Val) if (!Val)
I->error("set destination should be a virtual register!"); I->error("set destination should be a virtual register!");
if (!Val->getDef()->isSubClassOf("RegisterClass")) if (!Val->getDef()->isSubClassOf("RegisterClass"))
I->error("set destination should be a virtual register!"); I->error("set destination should be a virtual register!");
if (Dest->getName().empty())
I->error("set destination must have a name!");
if (SetDestinations.count(Dest->getName()))
I->error("cannot set '" + Dest->getName() +"' multiple times");
SetDestinations[Dest->getName()] = Val->getDef();
} }
} }
} }
// Now that we have operands that are sets, inspect the operands list for
// the instruction. This determines the order that operands are added to
// the machine instruction the node corresponds to.
assert(SetDestinations.size() == 1 &&
"This code only handles a single set right now!");
DEBUG(I->dump()); DEBUG(I->dump());
Instructions.push_back(I); Instructions.push_back(I);