6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-02-08 21:32:39 +00:00
Code Issues Projects Releases Wiki Activity

Remove a bogus piece of my AssertSext/AssertZext patch. oops.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@23148 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Nate Begeman 2005-08-30 02:54:28 +00:00
parent 56eb86806d
commit 5ffcd9b56c
1 changed files with 0 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
lib/CodeGen/SelectionDAG/SelectionDAG.cpp
View File

@ -632,7 +632,6 @@ SDOperand SelectionDAG::SimplifySetCC(MVT::ValueType VT, SDOperand N1,
MVT::ValueType ExtDstTy = N1.getValueType(); MVT::ValueType ExtDstTy = N1.getValueType();
unsigned ExtDstTyBits = MVT::getSizeInBits(ExtDstTy); unsigned ExtDstTyBits = MVT::getSizeInBits(ExtDstTy);
if (Cond == ISD::SETEQ || Cond == ISD::SETNE) {
// If the extended part has any inconsistent bits, it cannot ever // If the extended part has any inconsistent bits, it cannot ever
// compare equal. In other words, they have to be all ones or all // compare equal. In other words, they have to be all ones or all
// zeros. // zeros.
@ -645,7 +644,6 @@ SDOperand SelectionDAG::SimplifySetCC(MVT::ValueType VT, SDOperand N1,
return getSetCC(VT, getZeroExtendInReg(N1.getOperand(0), ExtSrcTy), return getSetCC(VT, getZeroExtendInReg(N1.getOperand(0), ExtSrcTy),
getConstant(C2 & (~0ULL >> 64-ExtSrcTyBits), ExtDstTy), getConstant(C2 & (~0ULL >> 64-ExtSrcTyBits), ExtDstTy),
Cond); Cond);
}
} }
uint64_t MinVal, MaxVal; uint64_t MinVal, MaxVal;