mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-30 17:33:24 +00:00
SLPVectorizer: Use properlyDominates to satisfy the irreflexivity of a strict weak ordering.
STL debug mode checks this. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@194015 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
896a885f21
commit
63d8f88686
@ -1626,7 +1626,7 @@ class DTCmp {
|
||||
public:
|
||||
DTCmp(const DominatorTree *DT) : DT(DT) {}
|
||||
bool operator()(const BasicBlock *A, const BasicBlock *B) const {
|
||||
return DT->dominates(A, B);
|
||||
return DT->properlyDominates(A, B);
|
||||
}
|
||||
};
|
||||
|
||||
|
Loading…
Reference in New Issue
Block a user