6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-01-02 07:32:52 +00:00
Code Issues Projects Releases Wiki Activity

SLPVectorizer: Use properlyDominates to satisfy the irreflexivity of a strict weak ordering.

Browse Source 
STL debug mode checks this.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@194015 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Benjamin Kramer 2013-11-04 21:34:55 +00:00
parent 896a885f21
commit 63d8f88686
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
lib/Transforms/Vectorize/SLPVectorizer.cpp
View File

@ -1626,7 +1626,7 @@ class DTCmp {
public: public:
DTCmp(const DominatorTree *DT) : DT(DT) {} DTCmp(const DominatorTree *DT) : DT(DT) {}
bool operator()(const BasicBlock *A, const BasicBlock *B) const { bool operator()(const BasicBlock *A, const BasicBlock *B) const {
return DT->dominates(A, B); return DT->properlyDominates(A, B);
} }
}; };