6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-01-25 00:33:15 +00:00
Code Issues Projects Releases Wiki Activity

MERGE_VALUES unnecessary.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@34750 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Jim Laskey 2007-02-28 18:37:04 +00:00
parent 7e08570379
commit 64ce0ca90d
1 changed files with 4 additions and 12 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

16
lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp
View File

@ -2105,16 +2105,12 @@ SelectionDAGLowering::visitIntrinsicCall(CallInst &I, unsigned Intrinsic) {
setValue(&I, Op);
DAG.setRoot(Op.getValue(1));
} else {
SDOperand Op = DAG.getNode(ISD::MERGE_VALUES, TLI.getPointerTy(),
DAG.getConstant(0, TLI.getPointerTy()),
DAG.getRoot());
setValue(&I, Op);
DAG.setRoot(Op.getValue(1));
setValue(&I, DAG.getConstant(0, TLI.getPointerTy()));
}
return 0;
}
case Intrinsic::eh_handlers: {
case Intrinsic::eh_selector: {
MachineModuleInfo *MMI = DAG.getMachineModuleInfo();
if (MMI) {
@ -2147,7 +2143,7 @@ SelectionDAGLowering::visitIntrinsicCall(CallInst &I, unsigned Intrinsic) {
if (Reg) CurMBB->addLiveIn(Reg);
// Insert the EHSELECTION instruction.
SDVTList VTs = DAG.getVTList(TLI.getPointerTy(), MVT::Other);
SDVTList VTs = DAG.getVTList(MVT::i32, MVT::Other);
SDOperand Ops[2];
Ops[0] = getValue(I.getOperand(1));
Ops[1] = getRoot();
@ -2155,11 +2151,7 @@ SelectionDAGLowering::visitIntrinsicCall(CallInst &I, unsigned Intrinsic) {
setValue(&I, Op);
DAG.setRoot(Op.getValue(1));
} else {
SDOperand Op = DAG.getNode(ISD::MERGE_VALUES, TLI.getPointerTy(),
DAG.getConstant(0, TLI.getPointerTy()),
getValue(I.getOperand(1)));
setValue(&I, Op);
DAG.setRoot(Op.getValue(1));
setValue(&I, DAG.getConstant(0, MVT::i32));
}
return 0;