mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-09-25 17:20:48 +00:00
Allow LiveVariables to track liveness of more registers.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@34377 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
@@ -36,6 +36,7 @@
|
|||||||
namespace llvm {
|
namespace llvm {
|
||||||
|
|
||||||
class MRegisterInfo;
|
class MRegisterInfo;
|
||||||
|
class BitVector;
|
||||||
|
|
||||||
class LiveVariables : public MachineFunctionPass {
|
class LiveVariables : public MachineFunctionPass {
|
||||||
public:
|
public:
|
||||||
@@ -108,11 +109,11 @@ private:
|
|||||||
///
|
///
|
||||||
std::vector<VarInfo> VirtRegInfo;
|
std::vector<VarInfo> VirtRegInfo;
|
||||||
|
|
||||||
/// AllocatablePhysicalRegisters - This vector keeps track of which registers
|
/// ReservedRegisters - This vector keeps track of which registers
|
||||||
/// are actually register allocatable by the target machine. We can not track
|
/// are reserved register which are not allocatable by the target machine.
|
||||||
/// liveness for values that are not in this set.
|
/// We can not track liveness for values that are in this set.
|
||||||
///
|
///
|
||||||
BitVector AllocatablePhysicalRegisters;
|
BitVector ReservedRegisters;
|
||||||
|
|
||||||
private: // Intermediate data structures
|
private: // Intermediate data structures
|
||||||
const MRegisterInfo *RegInfo;
|
const MRegisterInfo *RegInfo;
|
||||||
|
Reference in New Issue
Block a user