6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-02-10 04:33:40 +00:00
Code Issues Projects Releases Wiki Activity

Clean up code format a bit.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@176412 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Jim Grosbach 2013-03-02 20:16:19 +00:00
parent 7ccf46395e
commit 65da9f1ce1
1 changed files with 2 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
lib/Target/ARM/ARMISelLowering.cpp
View File

@ -4468,12 +4468,10 @@ SDValue ARMTargetLowering::LowerBUILD_VECTOR(SDValue Op, SelectionDAG &DAG,
DAG.getNode(ISD::INSERT_VECTOR_ELT, dl, VT, DAG.getUNDEF(VT), DAG.getNode(ISD::INSERT_VECTOR_ELT, dl, VT, DAG.getUNDEF(VT),
Value, DAG.getConstant(index, MVT::i32)), Value, DAG.getConstant(index, MVT::i32)),
DAG.getConstant(index, MVT::i32)); DAG.getConstant(index, MVT::i32));
} else { } else
N = DAG.getNode(ARMISD::VDUPLANE, dl, VT, N = DAG.getNode(ARMISD::VDUPLANE, dl, VT,
Value->getOperand(0), Value->getOperand(1)); Value->getOperand(0), Value->getOperand(1));
} } else
}
else
N = DAG.getNode(ARMISD::VDUP, dl, VT, Value); N = DAG.getNode(ARMISD::VDUP, dl, VT, Value);
if (!usesOnlyOneValue) { if (!usesOnlyOneValue) {