6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-02-12 18:33:22 +00:00
Code Issues Projects Releases Wiki Activity

CellSPU: Fix mnemonic typo in pattern; "shlqbyi" -> "shlqby".

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@59998 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Scott Michel 2008-11-25 00:23:16 +00:00
parent 9822296b18
commit 662165d224
2 changed files with 3 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
lib/Target/CellSPU/SPUISelLowering.cpp
View File

@ -177,7 +177,9 @@ SPUTargetLowering::SPUTargetLowering(SPUTargetMachine &TM)
setOperationAction(ISD::SELECT_CC, MVT::i8, Custom);
setOperationAction(ISD::SELECT_CC, MVT::i16, Custom);
setOperationAction(ISD::SELECT_CC, MVT::i32, Custom);
#if 0
setOperationAction(ISD::SELECT_CC, MVT::i64, Custom);
#endif
// SPU has no intrinsics for these particular operations:
setOperationAction(ISD::MEMBARRIER, MVT::Other, Expand);

2
lib/Target/CellSPU/SPUInstrInfo.td
View File

@ -1982,7 +1982,7 @@ defm SHLQBII : ShiftLeftQuadByBitsImm;
// not by bits. See notes above on SHLQBI.
class SHLQBYInst<dag OOL, dag IOL, list<dag> pattern>:
RI7Form<0b11111011100, OOL, IOL, "shlqbyi\t$rT, $rA, $rB",
RI7Form<0b11111011100, OOL, IOL, "shlqby\t$rT, $rA, $rB",
RotateShift, pattern>;
class SHLQBYVecInst<ValueType vectype>: