6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-07-22 23:24:59 +00:00
Code Issues Projects Releases Wiki Activity

Add OR and XOR memory operand support.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@11549 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Alkis Evlogimenos
2004-02-17 15:33:14 +00:00
parent e287a00440
commit 68bff8e15d
4 changed files with 61 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
lib/Target/X86/PeepholeOptimizer.cpp
View File

@@ -156,6 +156,8 @@ bool PH::PeepholeOptimize(MachineBasicBlock &MBB,
case X86::ADDmi16: case X86::ADDmi32:
case X86::SUBmi16: case X86::SUBmi32:
case X86::ANDmi16: case X86::ANDmi32:
case X86::ORmi16: case X86::ORmi32:
case X86::XORmi16: case X86::XORmi32:
assert(MI->getNumOperands() == 5 && "These should all have 5 operands!");
if (MI->getOperand(4).isImmediate()) {
int Val = MI->getOperand(4).getImmedValue();
@@ -170,6 +172,10 @@ bool PH::PeepholeOptimize(MachineBasicBlock &MBB,
case X86::SUBmi32: Opcode = X86::SUBmi32b; break;
case X86::ANDmi16: Opcode = X86::ANDmi16b; break;
case X86::ANDmi32: Opcode = X86::ANDmi32b; break;
case X86::ORmi16: Opcode = X86::ORmi16b; break;
case X86::ORmi32: Opcode = X86::ORmi32b; break;
case X86::XORmi16: Opcode = X86::XORmi16b; break;
case X86::XORmi32: Opcode = X86::XORmi32b; break;
}
unsigned R0 = MI->getOperand(0).getReg();
unsigned Scale = MI->getOperand(1).getImmedValue();