6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-01-23 17:32:49 +00:00
Code Issues Projects Releases Wiki Activity

Fix a problem fully scalarizing values.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@26811 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner 2006-03-16 23:05:19 +00:00
parent 2771d21c50
commit 6cb7004c34
1 changed files with 4 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp
View File

@ -293,7 +293,10 @@ unsigned FunctionLoweringInfo::CreateRegForValue(const Value *V) {
NumElts >>= 1;
NumVectorRegs <<= 1;
}
VT = getVectorType(EltTy, NumElts);
if (NumElts == 1)
VT = EltTy;
else
VT = getVectorType(EltTy, NumElts);
}
// The common case is that we will only create one register for this