mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-08-09 11:25:55 +00:00
Export well known instruction opcodes usable by target independant passes
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@5063 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
@@ -85,6 +85,12 @@ public:
|
|||||||
MachineInstrInfo(const MachineInstrDescriptor *desc, unsigned descSize,
|
MachineInstrInfo(const MachineInstrDescriptor *desc, unsigned descSize,
|
||||||
unsigned numRealOpCodes);
|
unsigned numRealOpCodes);
|
||||||
virtual ~MachineInstrInfo();
|
virtual ~MachineInstrInfo();
|
||||||
|
|
||||||
|
// Invariant: All instruction sets use opcode #0 as the PHI instruction and
|
||||||
|
// opcode #1 as the noop instruction.
|
||||||
|
enum {
|
||||||
|
PHI = 0, NOOP = 1
|
||||||
|
};
|
||||||
|
|
||||||
unsigned getNumRealOpCodes() const { return numRealOpCodes; }
|
unsigned getNumRealOpCodes() const { return numRealOpCodes; }
|
||||||
unsigned getNumTotalOpCodes() const { return descSize; }
|
unsigned getNumTotalOpCodes() const { return descSize; }
|
||||||
|
@@ -85,6 +85,12 @@ public:
|
|||||||
MachineInstrInfo(const MachineInstrDescriptor *desc, unsigned descSize,
|
MachineInstrInfo(const MachineInstrDescriptor *desc, unsigned descSize,
|
||||||
unsigned numRealOpCodes);
|
unsigned numRealOpCodes);
|
||||||
virtual ~MachineInstrInfo();
|
virtual ~MachineInstrInfo();
|
||||||
|
|
||||||
|
// Invariant: All instruction sets use opcode #0 as the PHI instruction and
|
||||||
|
// opcode #1 as the noop instruction.
|
||||||
|
enum {
|
||||||
|
PHI = 0, NOOP = 1
|
||||||
|
};
|
||||||
|
|
||||||
unsigned getNumRealOpCodes() const { return numRealOpCodes; }
|
unsigned getNumRealOpCodes() const { return numRealOpCodes; }
|
||||||
unsigned getNumTotalOpCodes() const { return descSize; }
|
unsigned getNumTotalOpCodes() const { return descSize; }
|
||||||
|
Reference in New Issue
Block a user