mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-03-19 19:31:50 +00:00
R600: Fix assert on copy of an i1 on pre-SI
i1 is not a legal type on Evergreen, so this combine proceeded and tried to produce a bitcast between i1 and i8. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@222630 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
2be9044ffc
commit
716ce08250
@ -2155,7 +2155,8 @@ SDValue AMDGPUTargetLowering::performStoreCombine(SDNode *N,
|
||||
SDValue Value = SN->getValue();
|
||||
EVT VT = Value.getValueType();
|
||||
|
||||
if (isTypeLegal(VT) || SN->isVolatile() || !ISD::isNormalLoad(Value.getNode()))
|
||||
if (isTypeLegal(VT) || SN->isVolatile() ||
|
||||
!ISD::isNormalLoad(Value.getNode()) || VT.getSizeInBits() < 8)
|
||||
return SDValue();
|
||||
|
||||
LoadSDNode *LoadVal = cast<LoadSDNode>(Value);
|
||||
|
Loading…
x
Reference in New Issue
Block a user