mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-08-15 22:28:18 +00:00
Fix indentation.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@110363 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
@@ -1630,23 +1630,23 @@ defm SBCS : AI1_adde_sube_s_irs<0b0110, "sbcs",
|
|||||||
BinOpFrag<(sube_live_carry node:$LHS, node:$RHS) >>;
|
BinOpFrag<(sube_live_carry node:$LHS, node:$RHS) >>;
|
||||||
|
|
||||||
def RSBri : AsI1<0b0011, (outs GPR:$dst), (ins GPR:$a, so_imm:$b), DPFrm,
|
def RSBri : AsI1<0b0011, (outs GPR:$dst), (ins GPR:$a, so_imm:$b), DPFrm,
|
||||||
IIC_iALUi, "rsb", "\t$dst, $a, $b",
|
IIC_iALUi, "rsb", "\t$dst, $a, $b",
|
||||||
[(set GPR:$dst, (sub so_imm:$b, GPR:$a))]> {
|
[(set GPR:$dst, (sub so_imm:$b, GPR:$a))]> {
|
||||||
let Inst{25} = 1;
|
let Inst{25} = 1;
|
||||||
}
|
}
|
||||||
|
|
||||||
// The reg/reg form is only defined for the disassembler; for codegen it is
|
// The reg/reg form is only defined for the disassembler; for codegen it is
|
||||||
// equivalent to SUBrr.
|
// equivalent to SUBrr.
|
||||||
def RSBrr : AsI1<0b0011, (outs GPR:$dst), (ins GPR:$a, GPR:$b), DPFrm,
|
def RSBrr : AsI1<0b0011, (outs GPR:$dst), (ins GPR:$a, GPR:$b), DPFrm,
|
||||||
IIC_iALUr, "rsb", "\t$dst, $a, $b",
|
IIC_iALUr, "rsb", "\t$dst, $a, $b",
|
||||||
[/* For disassembly only; pattern left blank */]> {
|
[/* For disassembly only; pattern left blank */]> {
|
||||||
let Inst{25} = 0;
|
let Inst{25} = 0;
|
||||||
let Inst{11-4} = 0b00000000;
|
let Inst{11-4} = 0b00000000;
|
||||||
}
|
}
|
||||||
|
|
||||||
def RSBrs : AsI1<0b0011, (outs GPR:$dst), (ins GPR:$a, so_reg:$b), DPSoRegFrm,
|
def RSBrs : AsI1<0b0011, (outs GPR:$dst), (ins GPR:$a, so_reg:$b), DPSoRegFrm,
|
||||||
IIC_iALUsr, "rsb", "\t$dst, $a, $b",
|
IIC_iALUsr, "rsb", "\t$dst, $a, $b",
|
||||||
[(set GPR:$dst, (sub so_reg:$b, GPR:$a))]> {
|
[(set GPR:$dst, (sub so_reg:$b, GPR:$a))]> {
|
||||||
let Inst{25} = 0;
|
let Inst{25} = 0;
|
||||||
}
|
}
|
||||||
|
|
||||||
|
Reference in New Issue
Block a user