mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-11-23 00:20:25 +00:00
Enhance a bunch of transformations in instcombine to start generating
exact/nsw/nuw shifts and have instcombine infer them when it can prove that the relevant properties are true for a given shift without them. Also, a variety of refactoring to use the new patternmatch logic thrown in for good luck. I believe that this takes care of a bunch of related code quality issues attached to PR8862. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@125267 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
@@ -9,7 +9,7 @@ define i32 @test1(i32 %x) {
|
||||
ret i32 %tmp.3
|
||||
; CHECK: @test1
|
||||
; CHECK: %sext = shl i32 %x, 16
|
||||
; CHECK: %tmp.3 = ashr i32 %sext, 16
|
||||
; CHECK: %tmp.3 = ashr exact i32 %sext, 16
|
||||
; CHECK: ret i32 %tmp.3
|
||||
}
|
||||
|
||||
@@ -20,7 +20,7 @@ define i32 @test2(i32 %x) {
|
||||
ret i32 %tmp.3
|
||||
; CHECK: @test2
|
||||
; CHECK: %sext = shl i32 %x, 16
|
||||
; CHECK: %tmp.3 = ashr i32 %sext, 16
|
||||
; CHECK: %tmp.3 = ashr exact i32 %sext, 16
|
||||
; CHECK: ret i32 %tmp.3
|
||||
}
|
||||
|
||||
@@ -51,7 +51,7 @@ define i32 @test5(i32 %x) {
|
||||
ret i32 %tmp.3
|
||||
; CHECK: @test5
|
||||
; CHECK: %sext = shl i32 %x, 24
|
||||
; CHECK: %tmp.3 = ashr i32 %sext, 24
|
||||
; CHECK: %tmp.3 = ashr exact i32 %sext, 24
|
||||
; CHECK: ret i32 %tmp.3
|
||||
}
|
||||
|
||||
@@ -61,7 +61,7 @@ define i32 @test6(i32 %x) {
|
||||
ret i32 %tmp.4
|
||||
; CHECK: @test6
|
||||
; CHECK: %tmp.2 = shl i32 %x, 16
|
||||
; CHECK: %tmp.4 = ashr i32 %tmp.2, 16
|
||||
; CHECK: %tmp.4 = ashr exact i32 %tmp.2, 16
|
||||
; CHECK: ret i32 %tmp.4
|
||||
}
|
||||
|
||||
@@ -82,6 +82,6 @@ entry:
|
||||
%sub = add i32 %xor, -67108864 ; <i32> [#uses=1]
|
||||
ret i32 %sub
|
||||
; CHECK: @test8
|
||||
; CHECK: %sub = ashr i32 %x, 5
|
||||
; CHECK: ret i32 %sub
|
||||
; CHECK: %shr = ashr i32 %x, 5
|
||||
; CHECK: ret i32 %shr
|
||||
}
|
||||
|
||||
Reference in New Issue
Block a user