6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-08-09 11:25:55 +00:00
Code Issues Projects Releases Wiki Activity

Use the cached subtarget from the MachineFunction rather than

Browse Source 
doing a lookup on the TargetMachine.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@229995 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Eric Christopher
2015-02-20 08:01:52 +00:00
parent c9d0715997
commit 7b0c988b90
2 changed files with 4 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
lib/Target/X86/X86CallFrameOptimization.cpp
View File

@@ -117,7 +117,7 @@ bool X86CallFrameOptimization::isLegal(MachineFunction &MF) {
// No point in running this in 64-bit mode, since some arguments are // No point in running this in 64-bit mode, since some arguments are
// passed in-register in all common calling conventions, so the pattern // passed in-register in all common calling conventions, so the pattern
// we're looking for will never match. // we're looking for will never match.
const X86Subtarget &STI = MF.getTarget().getSubtarget<X86Subtarget>(); const X86Subtarget &STI = MF.getSubtarget<X86Subtarget>();
if (STI.is64Bit()) if (STI.is64Bit())
return false; return false;
@@ -402,7 +402,7 @@ bool X86CallFrameOptimization::adjustCallSequence(MachineFunction &MF,
// If PUSHrmm is not slow on this target, try to fold the source of the // If PUSHrmm is not slow on this target, try to fold the source of the
// push into the instruction. // push into the instruction.
const X86Subtarget &ST = MF.getTarget().getSubtarget<X86Subtarget>(); const X86Subtarget &ST = MF.getSubtarget<X86Subtarget>();
bool SlowPUSHrmm = ST.isAtom() || ST.isSLM(); bool SlowPUSHrmm = ST.isAtom() || ST.isSLM();
// Check that this is legal to fold. Right now, we're extremely // Check that this is legal to fold. Right now, we're extremely

6
lib/Target/X86/X86FixupLEAs.cpp
View File

@@ -88,7 +88,6 @@ public:
private: private:
MachineFunction *MF; MachineFunction *MF;
const TargetMachine *TM;
const X86InstrInfo *TII; // Machine instruction info. const X86InstrInfo *TII; // Machine instruction info.
}; };
char FixupLEAPass::ID = 0; char FixupLEAPass::ID = 0;
@@ -150,8 +149,7 @@ FunctionPass *llvm::createX86FixupLEAs() { return new FixupLEAPass(); }
bool FixupLEAPass::runOnMachineFunction(MachineFunction &Func) { bool FixupLEAPass::runOnMachineFunction(MachineFunction &Func) {
MF = &Func; MF = &Func;
TM = &Func.getTarget(); const X86Subtarget &ST = Func.getSubtarget<X86Subtarget>();
const X86Subtarget &ST = TM->getSubtarget<X86Subtarget>();
if (!ST.LEAusesAG() && !ST.slowLEA()) if (!ST.LEAusesAG() && !ST.slowLEA())
return false; return false;
@@ -332,7 +330,7 @@ bool FixupLEAPass::processBasicBlock(MachineFunction &MF,
MachineFunction::iterator MFI) { MachineFunction::iterator MFI) {
for (MachineBasicBlock::iterator I = MFI->begin(); I != MFI->end(); ++I) { for (MachineBasicBlock::iterator I = MFI->begin(); I != MFI->end(); ++I) {
if (TM->getSubtarget<X86Subtarget>().isSLM()) if (MF.getSubtarget<X86Subtarget>().isSLM())
processInstructionForSLM(I, MFI); processInstructionForSLM(I, MFI);
else else
processInstruction(I, MFI); processInstruction(I, MFI);