6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-01-16 14:31:59 +00:00
Code Issues Projects Releases Wiki Activity

Use array_endof instead of doing it manually.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@77553 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Dan Gohman 2009-07-30 00:10:18 +00:00
parent fa7c4dcef2
commit 7c5f0c5ce9
1 changed files with 20 additions and 27 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

47
lib/Target/X86/X86RegisterInfo.td
View File

@ -314,11 +314,11 @@ def GR8 : RegisterClass<"X86", [i8], 8,
const TargetRegisterInfo *RI = TM.getRegisterInfo(); const TargetRegisterInfo *RI = TM.getRegisterInfo();
const X86Subtarget &Subtarget = TM.getSubtarget<X86Subtarget>(); const X86Subtarget &Subtarget = TM.getSubtarget<X86Subtarget>();
if (!Subtarget.is64Bit()) if (!Subtarget.is64Bit())
return X86_GR8_AO_32 + (sizeof(X86_GR8_AO_32) / sizeof(unsigned)); return array_endof(X86_GR8_AO_32);
else if (RI->hasFP(MF)) else if (RI->hasFP(MF))
return X86_GR8_AO_64_fp + (sizeof(X86_GR8_AO_64_fp) / sizeof(unsigned)); return array_endof(X86_GR8_AO_64_fp);
else else
return X86_GR8_AO_64 + (sizeof(X86_GR8_AO_64) / sizeof(unsigned)); return array_endof(X86_GR8_AO_64);
} }
}]; }];
} }
@ -378,14 +378,14 @@ def GR16 : RegisterClass<"X86", [i16], 16,
const X86Subtarget &Subtarget = TM.getSubtarget<X86Subtarget>(); const X86Subtarget &Subtarget = TM.getSubtarget<X86Subtarget>();
if (Subtarget.is64Bit()) { if (Subtarget.is64Bit()) {
if (RI->hasFP(MF)) if (RI->hasFP(MF))
return X86_GR16_AO_64_fp+(sizeof(X86_GR16_AO_64_fp)/sizeof(unsigned)); return array_endof(X86_GR16_AO_64_fp);
else else
return X86_GR16_AO_64 + (sizeof(X86_GR16_AO_64) / sizeof(unsigned)); return array_endof(X86_GR16_AO_64);
} else { } else {
if (RI->hasFP(MF)) if (RI->hasFP(MF))
return X86_GR16_AO_32_fp+(sizeof(X86_GR16_AO_32_fp)/sizeof(unsigned)); return array_endof(X86_GR16_AO_32_fp);
else else
return X86_GR16_AO_32 + (sizeof(X86_GR16_AO_32) / sizeof(unsigned)); return array_endof(X86_GR16_AO_32);
} }
} }
}]; }];
@ -446,14 +446,14 @@ def GR32 : RegisterClass<"X86", [i32], 32,
const X86Subtarget &Subtarget = TM.getSubtarget<X86Subtarget>(); const X86Subtarget &Subtarget = TM.getSubtarget<X86Subtarget>();
if (Subtarget.is64Bit()) { if (Subtarget.is64Bit()) {
if (RI->hasFP(MF)) if (RI->hasFP(MF))
return X86_GR32_AO_64_fp+(sizeof(X86_GR32_AO_64_fp)/sizeof(unsigned)); return array_endof(X86_GR32_AO_64_fp);
else else
return X86_GR32_AO_64 + (sizeof(X86_GR32_AO_64) / sizeof(unsigned)); return array_endof(X86_GR32_AO_64);
} else { } else {
if (RI->hasFP(MF)) if (RI->hasFP(MF))
return X86_GR32_AO_32_fp+(sizeof(X86_GR32_AO_32_fp)/sizeof(unsigned)); return array_endof(X86_GR32_AO_32_fp);
else else
return X86_GR32_AO_32 + (sizeof(X86_GR32_AO_32) / sizeof(unsigned)); return array_endof(X86_GR32_AO_32);
} }
} }
}]; }];
@ -549,14 +549,11 @@ def GR8_NOREX : RegisterClass<"X86", [i8], 8,
const TargetRegisterInfo *RI = TM.getRegisterInfo(); const TargetRegisterInfo *RI = TM.getRegisterInfo();
const X86Subtarget &Subtarget = TM.getSubtarget<X86Subtarget>(); const X86Subtarget &Subtarget = TM.getSubtarget<X86Subtarget>();
if (!Subtarget.is64Bit()) if (!Subtarget.is64Bit())
return X86_GR8_NOREX_AO_32 + return array_endof(X86_GR8_NOREX_AO_32);
(sizeof(X86_GR8_NOREX_AO_32) / sizeof(unsigned));
else if (RI->hasFP(MF)) else if (RI->hasFP(MF))
return X86_GR8_NOREX_AO_64_fp + return array_endof(X86_GR8_NOREX_AO_64_fp);
(sizeof(X86_GR8_NOREX_AO_64_fp) / sizeof(unsigned));
else else
return X86_GR8_NOREX_AO_64 + return array_endof(X86_GR8_NOREX_AO_64);
(sizeof(X86_GR8_NOREX_AO_64) / sizeof(unsigned));
} }
}]; }];
} }
@ -593,9 +590,9 @@ def GR16_NOREX : RegisterClass<"X86", [i16], 16,
const TargetMachine &TM = MF.getTarget(); const TargetMachine &TM = MF.getTarget();
const TargetRegisterInfo *RI = TM.getRegisterInfo(); const TargetRegisterInfo *RI = TM.getRegisterInfo();
if (RI->hasFP(MF)) if (RI->hasFP(MF))
return X86_GR16_AO_fp+(sizeof(X86_GR16_AO_fp)/sizeof(unsigned)); return array_endof(X86_GR16_AO_fp);
else else
return X86_GR16_AO + (sizeof(X86_GR16_AO) / sizeof(unsigned)); return array_endof(X86_GR16_AO);
} }
}]; }];
} }
@ -633,11 +630,9 @@ def GR32_NOREX : RegisterClass<"X86", [i32], 32,
const TargetMachine &TM = MF.getTarget(); const TargetMachine &TM = MF.getTarget();
const TargetRegisterInfo *RI = TM.getRegisterInfo(); const TargetRegisterInfo *RI = TM.getRegisterInfo();
if (RI->hasFP(MF)) if (RI->hasFP(MF))
return X86_GR32_NOREX_AO_fp + return array_endof(X86_GR32_NOREX_AO_fp);
(sizeof(X86_GR32_NOREX_AO_fp) / sizeof(unsigned));
else else
return X86_GR32_NOREX_AO + return array_endof(X86_GR32_NOREX_AO);
(sizeof(X86_GR32_NOREX_AO) / sizeof(unsigned));
} }
}]; }];
} }
@ -676,11 +671,9 @@ def GR64_NOREX : RegisterClass<"X86", [i64], 64,
const TargetMachine &TM = MF.getTarget(); const TargetMachine &TM = MF.getTarget();
const TargetRegisterInfo *RI = TM.getRegisterInfo(); const TargetRegisterInfo *RI = TM.getRegisterInfo();
if (RI->hasFP(MF)) if (RI->hasFP(MF))
return X86_GR64_NOREX_AO_fp + return array_endof(X86_GR64_NOREX_AO_fp);
(sizeof(X86_GR64_NOREX_AO_fp) / sizeof(unsigned));
else else
return X86_GR64_NOREX_AO + return array_endof(X86_GR64_NOREX_AO);
(sizeof(X86_GR64_NOREX_AO) / sizeof(unsigned));
} }
}]; }];
} }