1
0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-04-22 15:39:28 +00:00

PPC conditional branch predicate does not change after isel.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@37893 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Evan Cheng 2007-07-05 07:09:50 +00:00
parent 2aa133ef72
commit 7e36966de4

@ -272,7 +272,8 @@ def memrix : Operand<iPTR> { // memri where the imm is shifted 2 bits.
// PowerPC Predicate operand. 20 = (0<<5)|20 = always, CR0 is a dummy reg
// that doesn't matter.
def pred : PredicateOperand<OtherVT, (ops imm, CRRC), (ops (i32 20), CR0)> {
def pred : ImmutablePredicateOperand<OtherVT, (ops imm, CRRC),
(ops (i32 20), CR0)> {
let PrintMethod = "printPredicateOperand";
}