mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-02-06 23:32:27 +00:00
Implement split and scalarize for SELECT_CC, fixing PR2504
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@52887 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
69c8d9be02
commit
80c1a5622a
@ -6895,6 +6895,22 @@ void SelectionDAGLegalize::SplitVectorOp(SDOperand Op, SDOperand &Lo,
|
|||||||
}
|
}
|
||||||
break;
|
break;
|
||||||
}
|
}
|
||||||
|
case ISD::SELECT_CC: {
|
||||||
|
SDOperand CondLHS = Node->getOperand(0);
|
||||||
|
SDOperand CondRHS = Node->getOperand(1);
|
||||||
|
SDOperand CondCode = Node->getOperand(4);
|
||||||
|
|
||||||
|
SDOperand LL, LH, RL, RH;
|
||||||
|
SplitVectorOp(Node->getOperand(2), LL, LH);
|
||||||
|
SplitVectorOp(Node->getOperand(3), RL, RH);
|
||||||
|
|
||||||
|
// Handle a simple select with vector operands.
|
||||||
|
Lo = DAG.getNode(ISD::SELECT_CC, NewVT_Lo, CondLHS, CondRHS,
|
||||||
|
LL, RL, CondCode);
|
||||||
|
Hi = DAG.getNode(ISD::SELECT_CC, NewVT_Hi, CondLHS, CondRHS,
|
||||||
|
LH, RH, CondCode);
|
||||||
|
break;
|
||||||
|
}
|
||||||
case ISD::VSETCC: {
|
case ISD::VSETCC: {
|
||||||
SDOperand LL, LH, RL, RH;
|
SDOperand LL, LH, RL, RH;
|
||||||
SplitVectorOp(Node->getOperand(0), LL, LH);
|
SplitVectorOp(Node->getOperand(0), LL, LH);
|
||||||
@ -7122,6 +7138,13 @@ SDOperand SelectionDAGLegalize::ScalarizeVectorOp(SDOperand Op) {
|
|||||||
ScalarizeVectorOp(Op.getOperand(1)),
|
ScalarizeVectorOp(Op.getOperand(1)),
|
||||||
ScalarizeVectorOp(Op.getOperand(2)));
|
ScalarizeVectorOp(Op.getOperand(2)));
|
||||||
break;
|
break;
|
||||||
|
case ISD::SELECT_CC:
|
||||||
|
Result = DAG.getNode(ISD::SELECT_CC, NewVT, Node->getOperand(0),
|
||||||
|
Node->getOperand(1),
|
||||||
|
ScalarizeVectorOp(Op.getOperand(2)),
|
||||||
|
ScalarizeVectorOp(Op.getOperand(3)),
|
||||||
|
Node->getOperand(4));
|
||||||
|
break;
|
||||||
case ISD::VSETCC: {
|
case ISD::VSETCC: {
|
||||||
SDOperand Op0 = ScalarizeVectorOp(Op.getOperand(0));
|
SDOperand Op0 = ScalarizeVectorOp(Op.getOperand(0));
|
||||||
SDOperand Op1 = ScalarizeVectorOp(Op.getOperand(1));
|
SDOperand Op1 = ScalarizeVectorOp(Op.getOperand(1));
|
||||||
|
9
test/CodeGen/Generic/select-cc.ll
Normal file
9
test/CodeGen/Generic/select-cc.ll
Normal file
@ -0,0 +1,9 @@
|
|||||||
|
; RUN: llvm-as < %s | llc
|
||||||
|
; PR2504
|
||||||
|
|
||||||
|
define <2 x double> @vector_select(<2 x double> %x, <2 x double> %y) nounwind {
|
||||||
|
%x.lo = extractelement <2 x double> %x, i32 0 ; <double> [#uses=1]
|
||||||
|
%x.lo.ge = fcmp oge double %x.lo, 0.000000e+00 ; <i1> [#uses=1]
|
||||||
|
%a.d = select i1 %x.lo.ge, <2 x double> %y, <2 x double> %x ; <<2 x double>> [#uses=1]
|
||||||
|
ret <2 x double> %a.d
|
||||||
|
}
|
Loading…
x
Reference in New Issue
Block a user