6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-28 04:33:05 +00:00
Code Issues Projects Releases Wiki Activity

Remove ClassPrefix variable as it's no longer used.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@15586 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Misha Brukman 2004-08-09 19:13:29 +00:00
parent d7a5b2826c
commit 8124020192
5 changed files with 0 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
lib/Target/PowerPC/PPCInstrFormats.td
View File

@ -56,7 +56,6 @@ class PPC32I<string name, bits<6> opcode, bit ppc64, bit vmx> : Instruction {
let Name = name;
let Namespace = "PPC32";
let ClassPrefix = "PowerPC";
let Inst{0-5} = opcode;
}

1
lib/Target/Sparc/SparcInstrInfo.td
View File

@ -19,7 +19,6 @@ class InstV8 : Instruction { // SparcV8 instruction baseline
field bits<32> Inst;
let Namespace = "V8";
let ClassPrefix = "SparcV8";
bits<2> op;
let Inst{31-30} = op; // Top two bits are the 'op' field

1
lib/Target/SparcV8/SparcV8InstrInfo.td
View File

@ -19,7 +19,6 @@ class InstV8 : Instruction { // SparcV8 instruction baseline
field bits<32> Inst;
let Namespace = "V8";
let ClassPrefix = "SparcV8";
bits<2> op;
let Inst{31-30} = op; // Top two bits are the 'op' field

1
lib/Target/SparcV9/SparcV9.td
View File

@ -24,7 +24,6 @@ class InstV9 : Instruction { // SparcV9 instruction baseline
field bits<32> Inst;
let Namespace = "V9";
let ClassPrefix = "SparcV9";
bits<2> op;
let Inst{31-30} = op; // Top two bits are the 'op' field

1
lib/Target/Target.td
View File

@ -108,7 +108,6 @@ class RegisterClass<ValueType regType, int alignment, list<Register> regList> {
class Instruction {
string Name = ""; // The opcode string for this instruction
string Namespace = "";
string ClassPrefix = "";
dag OperandList; // An dag containing the MI operand list.
string AsmString = ""; // The .s format to print the instruction with.