mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-28 19:31:58 +00:00
Add getNumVirtualRegs().
Whitespace cleanups. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@11388 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
4b2b684b9f
commit
87af94b291
@ -1,17 +1,17 @@
|
||||
//===-- llvm/CodeGen/SSARegMap.h --------------------------------*- C++ -*-===//
|
||||
//
|
||||
//
|
||||
// The LLVM Compiler Infrastructure
|
||||
//
|
||||
// This file was developed by the LLVM research group and is distributed under
|
||||
// the University of Illinois Open Source License. See LICENSE.TXT for details.
|
||||
//
|
||||
//
|
||||
//===----------------------------------------------------------------------===//
|
||||
//
|
||||
//
|
||||
// Map register numbers to register classes that are correctly sized (typed) to
|
||||
// hold the information. Assists register allocation. Contained by
|
||||
// MachineFunction, should be deleted by register allocator when it is no
|
||||
// longer needed.
|
||||
//
|
||||
//
|
||||
//===----------------------------------------------------------------------===//
|
||||
|
||||
#ifndef LLVM_CODEGEN_SSAREGMAP_H
|
||||
@ -26,7 +26,7 @@ class TargetRegisterClass;
|
||||
class SSARegMap {
|
||||
std::vector<const TargetRegisterClass*> RegClassMap;
|
||||
|
||||
unsigned rescale(unsigned Reg) {
|
||||
unsigned rescale(unsigned Reg) {
|
||||
return Reg - MRegisterInfo::FirstVirtualRegister;
|
||||
}
|
||||
|
||||
@ -44,6 +44,10 @@ class SSARegMap {
|
||||
RegClassMap.push_back(RegClass);
|
||||
return RegClassMap.size()+MRegisterInfo::FirstVirtualRegister-1;
|
||||
}
|
||||
|
||||
unsigned getNumVirtualRegs() const {
|
||||
return RegClassMap.size();
|
||||
}
|
||||
};
|
||||
|
||||
} // End llvm namespace
|
||||
|
Loading…
Reference in New Issue
Block a user