mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-07-02 04:24:22 +00:00
AVX2: The BLENDPW instruction selects between vectors of v16i16 using an i8
immediate. We can't use it here because the shuffle code does not check that the lower part of the word is identical to the upper part. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@155440 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
@ -5443,12 +5443,6 @@ static SDValue LowerVECTOR_SHUFFLEtoBlend(ShuffleVectorSDNode *SVOp,
|
||||
ISDNo = X86ISD::BLENDPD;
|
||||
OpTy = MVT::v4f64;
|
||||
break;
|
||||
case MVT::v16i16:
|
||||
if (!Subtarget->hasAVX2())
|
||||
return SDValue();
|
||||
ISDNo = X86ISD::BLENDPW;
|
||||
OpTy = MVT::v16i16;
|
||||
break;
|
||||
}
|
||||
assert(ISDNo && "Invalid Op Number");
|
||||
|
||||
|
Reference in New Issue
Block a user