6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-01-21 19:32:16 +00:00
Code Issues Projects Releases Wiki Activity

Target/Hexagon: Tweak to fix msvc build.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@154758 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
NAKAMURA Takumi 2012-04-15 05:09:09 +00:00
parent 3c1ded2691
commit 8c67cf44c5
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
lib/Target/Hexagon/HexagonCopyToCombine.cpp
View File

@ -224,7 +224,7 @@ bool HexagonCopyToCombine::isSafeToMoveTogether(MachineInstr *I1,
{
// Look at instructions I in between I1 and (including) I2.
MachineBasicBlock::iterator I(I1),
End(next(MachineBasicBlock::iterator(I2)));
End(llvm::next(MachineBasicBlock::iterator(I2)));
bool IsImmUseReg = I1->getOperand(1).isImm();
unsigned I1UseReg = IsImmUseReg ? 0 : I1->getOperand(1).getReg();
// Track killed operands. If we move accross an instruction that kills our
@ -317,7 +317,7 @@ bool HexagonCopyToCombine::runOnMachineFunction(MachineFunction &MF) {
/// false if the combine must be inserted at the returned instruction.
MachineInstr *HexagonCopyToCombine::findPairable(MachineInstr *I1,
bool &DoInsertAtI1) {
MachineBasicBlock::iterator I2 = next(MachineBasicBlock::iterator(I1));
MachineBasicBlock::iterator I2 = llvm::next(MachineBasicBlock::iterator(I1));
unsigned I1DestReg = I1->getOperand(0).getReg();
for (MachineBasicBlock::iterator End = I1->getParent()->end(); I2 != End;