6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-09-25 17:20:48 +00:00
Code Issues Projects Releases Wiki Activity

Emit the warning about the register list not being in ascending order only once.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@118653 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Bill Wendling
2010-11-09 23:45:59 +00:00
parent 18f601820c
commit 8e8b18bcfa
1 changed files with 8 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files

13
lib/Target/ARM/AsmParser/ARMAsmParser.cpp
View File

@@ -512,24 +512,27 @@ ARMOperand *ARMAsmParser::ParseRegisterList() {
SmallVectorImpl<std::pair<unsigned, SMLoc> >::const_iterator SmallVectorImpl<std::pair<unsigned, SMLoc> >::const_iterator
RI = Registers.begin(), RE = Registers.end(); RI = Registers.begin(), RE = Registers.end();
unsigned HighRegNum = RI->first;
DenseMap<unsigned, bool> RegMap; DenseMap<unsigned, bool> RegMap;
RegMap[RI->first] = true; RegMap[RI->first] = true;
unsigned HighRegNum = RI->first;
bool EmittedWarning = false;
for (++RI; RI != RE; ++RI) { for (++RI; RI != RE; ++RI) {
const std::pair<unsigned, SMLoc> &RegInfo = *RI; const std::pair<unsigned, SMLoc> &RegInfo = *RI;
unsigned Reg = RegInfo.first;
if (RegMap[RegInfo.first]) { if (RegMap[Reg]) {
Error(RegInfo.second, "register duplicated in register list"); Error(RegInfo.second, "register duplicated in register list");
return 0; return 0;
} }
if (RegInfo.first < HighRegNum) if (!EmittedWarning && Reg < HighRegNum)
Warning(RegInfo.second, Warning(RegInfo.second,
"register not in ascending order in register list"); "register not in ascending order in register list");
RegMap[RegInfo.first] = true; RegMap[Reg] = true;
HighRegNum = std::max(RegInfo.first, HighRegNum); HighRegNum = std::max(Reg, HighRegNum);
} }
return ARMOperand::CreateRegList(Registers, S, E); return ARMOperand::CreateRegList(Registers, S, E);