6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-11-01 15:17:25 +00:00
Code Issues Projects Releases Wiki Activity

[PowerPC] Make r2 allocatable on PPC64/ELF for some leaf functions

Browse Source 
The TOC base pointer is passed in r2, and we normally reserve this register so
that we can depend on it being there. However, for leaf functions, and
specifically those leaf functions that don't do any TOC access of their own
(which is generally due to accessing the constant pool, using TLS, etc.),
we can treat r2 as an ordinary callee-saved register (it must be callee-saved
because, for local direct calls, the linker will not insert any save/restore
code).

The allocation order has been changed slightly for PPC64/ELF systems to put r2
at the end of the list (while leaving it near the beginning for Darwin systems
to prevent unnecessary output changes). While r2 is allocatable, using it still
requires spill/restore traffic, and thus comes at the end of the list.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@227745 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Hal Finkel
2015-02-01 15:03:28 +00:00
parent 8931c49efa
commit 8f5c829c1e
9 changed files with 183 additions and 19 deletions
Download Patch File Download Diff File Expand all files Collapse all files

9
test/CodeGen/PowerPC/named-reg-alloc-r2-64.ll
View File

@@ -1,15 +1,12 @@
; RUN: not llc < %s -mtriple=powerpc64-apple-darwin 2>&1 | FileCheck %s --check-prefix=CHECK-DARWIN
; RUN: llc < %s -mtriple=powerpc64-unknown-linux-gnu 2>&1 | FileCheck %s
; RUN: not llc < %s -mtriple=powerpc64-apple-darwin 2>&1 | FileCheck %s
; RUN: not llc < %s -mtriple=powerpc64-unknown-linux-gnu 2>&1 | FileCheck %s
define i64 @get_reg() nounwind {
entry:
; FIXME: Include an allocatable-specific error message
; CHECK-DARWIN: Invalid register name global variable
; CHECK: Invalid register name global variable
%reg = call i64 @llvm.read_register.i64(metadata !0)
ret i64 %reg
; CHECK-LABEL: @get_reg
; CHECK: mr 3, 2
}
declare i64 @llvm.read_register.i64(metadata) nounwind

6
test/CodeGen/PowerPC/named-reg-alloc-r2.ll
View File

@@ -1,11 +1,11 @@
; RUN: not llc < %s -mtriple=powerpc-apple-darwin 2>&1 | FileCheck %s --check-prefix=CHECK-DARWIN
; RUN: not llc < %s -mtriple=powerpc-apple-darwin 2>&1 | FileCheck %s --check-prefix=CHECK-NOTPPC32
; RUN: llc < %s -mtriple=powerpc-unknown-linux-gnu 2>&1 | FileCheck %s
; RUN: llc < %s -mtriple=powerpc64-unknown-linux-gnu 2>&1 | FileCheck %s
; RUN: not llc < %s -mtriple=powerpc64-unknown-linux-gnu 2>&1 | FileCheck %s --check-prefix=CHECK-NOTPPC32
define i32 @get_reg() nounwind {
entry:
; FIXME: Include an allocatable-specific error message
; CHECK-DARWIN: Invalid register name global variable
; CHECK-NOTPPC32: Invalid register name global variable
%reg = call i32 @llvm.read_register.i32(metadata !0)
ret i32 %reg

81
test/CodeGen/PowerPC/ppc64-r2-alloc.ll Normal file
View File

@@ -0,0 +1,81 @@
; RUN: llc -mcpu=pwr7 < %s | FileCheck %s
target datalayout = "E-m:e-i64:64-n32:64"
target triple = "powerpc64-unknown-linux-gnu"
define signext i32 @foo(i32 signext %a, i32 signext %d) #0 {
entry:
%div = sdiv i32 %a, %d
%div1 = sdiv i32 %div, %d
%div2 = sdiv i32 %div1, %d
%div3 = sdiv i32 %div2, %d
%div4 = sdiv i32 %div3, %d
%div5 = sdiv i32 %div4, %d
%div6 = sdiv i32 %div5, %d
%div7 = sdiv i32 %div6, %d
%div8 = sdiv i32 %div7, %d
%div9 = sdiv i32 %div8, %d
%div10 = sdiv i32 %div9, %d
%div11 = sdiv i32 %div10, %d
%div12 = sdiv i32 %div11, %d
%div13 = sdiv i32 %div12, %d
%div14 = sdiv i32 %div13, %d
%div15 = sdiv i32 %div14, %d
%div16 = sdiv i32 %div15, %d
%div17 = sdiv i32 %div16, %d
%div18 = sdiv i32 %div17, %d
%div19 = sdiv i32 %div18, %d
%div20 = sdiv i32 %div19, %d
%div21 = sdiv i32 %div20, %d
%div22 = sdiv i32 %div21, %d
%div23 = sdiv i32 %div22, %d
%div24 = sdiv i32 %div23, %d
%div25 = sdiv i32 %div24, %d
%div26 = sdiv i32 %div25, %d
%div27 = sdiv i32 %div26, %d
%div28 = sdiv i32 %div27, %d
%div29 = sdiv i32 %div28, %d
%div30 = sdiv i32 %div29, %d
%div31 = sdiv i32 %div30, %d
%div32 = sdiv i32 %div31, %d
%div33 = sdiv i32 %div32, %div31
%div34 = sdiv i32 %div33, %div30
%div35 = sdiv i32 %div34, %div29
%div36 = sdiv i32 %div35, %div28
%div37 = sdiv i32 %div36, %div27
%div38 = sdiv i32 %div37, %div26
%div39 = sdiv i32 %div38, %div25
%div40 = sdiv i32 %div39, %div24
%div41 = sdiv i32 %div40, %div23
%div42 = sdiv i32 %div41, %div22
%div43 = sdiv i32 %div42, %div21
%div44 = sdiv i32 %div43, %div20
%div45 = sdiv i32 %div44, %div19
%div46 = sdiv i32 %div45, %div18
%div47 = sdiv i32 %div46, %div17
%div48 = sdiv i32 %div47, %div16
%div49 = sdiv i32 %div48, %div15
%div50 = sdiv i32 %div49, %div14
%div51 = sdiv i32 %div50, %div13
%div52 = sdiv i32 %div51, %div12
%div53 = sdiv i32 %div52, %div11
%div54 = sdiv i32 %div53, %div10
%div55 = sdiv i32 %div54, %div9
%div56 = sdiv i32 %div55, %div8
%div57 = sdiv i32 %div56, %div7
%div58 = sdiv i32 %div57, %div6
%div59 = sdiv i32 %div58, %div5
%div60 = sdiv i32 %div59, %div4
%div61 = sdiv i32 %div60, %div3
%div62 = sdiv i32 %div61, %div2
%div63 = sdiv i32 %div62, %div1
%div64 = sdiv i32 %div63, %div
ret i32 %div64
}
; This function will need to use all non-reserved GPRs (and then some), make
; sure that r2 is among them.
; CHECK-LABEL: @foo
; CHECK: std 2,
; CHECK: ld 2,
; CHECK: blr