6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-03-04 05:31:51 +00:00
Code Issues Projects Releases Wiki Activity

comment

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@163875 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Andrew Trick 2012-09-14 06:18:50 +00:00
parent 99258f6755
commit 8fa5319504
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
include/llvm/Target/TargetSchedule.td
View File

@ -22,7 +22,7 @@ include "llvm/Target/TargetItinerary.td"
// Default values for basic properties are defined in MCSchedModel. "-1" // Default values for basic properties are defined in MCSchedModel. "-1"
// indicates that the property is not overriden by the target description. // indicates that the property is not overriden by the target description.
class SchedMachineModel { class SchedMachineModel {
int IssueWidth = -1; // Max instructions that may be scheduled per cycle. int IssueWidth = -1; // Max micro-ops that may be scheduled per cycle.
int MinLatency = -1; // Determines which instrucions are allowed in a group. int MinLatency = -1; // Determines which instrucions are allowed in a group.
// (-1) inorder (0) ooo, (1): inorder +var latencies. // (-1) inorder (0) ooo, (1): inorder +var latencies.
int LoadLatency = -1; // Cycles for loads to access the cache. int LoadLatency = -1; // Cycles for loads to access the cache.