6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-08-09 11:25:55 +00:00
Code Issues Projects Releases Wiki Activity

Fix encoding of 'U' bit for Thumb2 STRD/LDRD instructions. rdar://8755726

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@121524 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Jim Grosbach
2010-12-10 21:05:07 +00:00
parent 683fc3e9af
commit 90cc533fda
1 changed files with 4 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
lib/Target/ARM/ARMMCCodeEmitter.cpp
View File

@@ -552,9 +552,9 @@ getAddrModeImm12OpValue(const MCInst &MI, unsigned OpIdx,
uint32_t ARMMCCodeEmitter:: uint32_t ARMMCCodeEmitter::
getT2AddrModeImm8s4OpValue(const MCInst &MI, unsigned OpIdx, getT2AddrModeImm8s4OpValue(const MCInst &MI, unsigned OpIdx,
SmallVectorImpl<MCFixup> &Fixups) const { SmallVectorImpl<MCFixup> &Fixups) const {
// {17-13} = reg // {12-9} = reg
// {12} = (U)nsigned (add == '1', sub == '0') // {8} = (U)nsigned (add == '1', sub == '0')
// {11-0} = imm8 // {7-0} = imm8
unsigned Reg, Imm8; unsigned Reg, Imm8;
bool isAdd = true; bool isAdd = true;
// If The first operand isn't a register, we have a label reference. // If The first operand isn't a register, we have a label reference.
@@ -576,7 +576,7 @@ getT2AddrModeImm8s4OpValue(const MCInst &MI, unsigned OpIdx,
uint32_t Binary = (Imm8 >> 2) & 0xff; uint32_t Binary = (Imm8 >> 2) & 0xff;
// Immediate is always encoded as positive. The 'U' bit controls add vs sub. // Immediate is always encoded as positive. The 'U' bit controls add vs sub.
if (isAdd) if (isAdd)
Binary |= (1 << 9); Binary |= (1 << 8);
Binary |= (Reg << 9); Binary |= (Reg << 9);
return Binary; return Binary;
} }