6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-08-08 19:25:47 +00:00
Code Issues Projects Releases Wiki Activity

[NVPTX] Simplify some argument lowering logic

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@211945 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Justin Holewinski
2014-06-27 18:36:04 +00:00
parent 127f0e810b
commit 9272c2b67e
1 changed files with 8 additions and 13 deletions
Download Patch File Download Diff File Expand all files Collapse all files

21
lib/Target/NVPTX/NVPTXISelLowering.cpp
View File

@@ -1692,8 +1692,7 @@ SDValue NVPTXTargetLowering::LowerFormalArguments(
assert(vtparts.size() > 0 && "empty aggregate type not expected"); assert(vtparts.size() > 0 && "empty aggregate type not expected");
for (unsigned parti = 0, parte = vtparts.size(); parti != parte; for (unsigned parti = 0, parte = vtparts.size(); parti != parte;
++parti) { ++parti) {
EVT partVT = vtparts[parti]; InVals.push_back(DAG.getNode(ISD::UNDEF, dl, Ins[InsIdx].VT));
InVals.push_back(DAG.getNode(ISD::UNDEF, dl, partVT));
++InsIdx; ++InsIdx;
} }
if (vtparts.size() > 0) if (vtparts.size() > 0)
@@ -2009,7 +2008,7 @@ NVPTXTargetLowering::LowerReturn(SDValue Chain, CallingConv::ID CallConv,
unsigned Offset = 0; unsigned Offset = 0;
EVT VecVT = EVT VecVT =
EVT::getVectorVT(F->getContext(), OutVals[0].getValueType(), VecSize); EVT::getVectorVT(F->getContext(), EltVT, VecSize);
unsigned PerStoreOffset = unsigned PerStoreOffset =
TD->getTypeAllocSize(VecVT.getTypeForEVT(F->getContext())); TD->getTypeAllocSize(VecVT.getTypeForEVT(F->getContext()));
@@ -2068,12 +2067,10 @@ NVPTXTargetLowering::LowerReturn(SDValue Chain, CallingConv::ID CallConv,
} }
} else { } else {
SmallVector<EVT, 16> ValVTs; SmallVector<EVT, 16> ValVTs;
// const_cast is necessary since we are still using an LLVM version from SmallVector<uint64_t, 16> Offsets;
// before the type system re-write. ComputePTXValueVTs(*this, RetTy, ValVTs, &Offsets, 0);
ComputePTXValueVTs(*this, RetTy, ValVTs);
assert(ValVTs.size() == OutVals.size() && "Bad return value decomposition"); assert(ValVTs.size() == OutVals.size() && "Bad return value decomposition");
unsigned SizeSoFar = 0;
for (unsigned i = 0, e = Outs.size(); i != e; ++i) { for (unsigned i = 0, e = Outs.size(); i != e; ++i) {
SDValue theVal = OutVals[i]; SDValue theVal = OutVals[i];
EVT TheValType = theVal.getValueType(); EVT TheValType = theVal.getValueType();
@@ -2097,16 +2094,14 @@ NVPTXTargetLowering::LowerReturn(SDValue Chain, CallingConv::ID CallConv,
else if (TmpVal.getValueType().getSizeInBits() < 16) else if (TmpVal.getValueType().getSizeInBits() < 16)
TmpVal = DAG.getNode(ISD::ANY_EXTEND, dl, MVT::i16, TmpVal); TmpVal = DAG.getNode(ISD::ANY_EXTEND, dl, MVT::i16, TmpVal);
SDValue Ops[] = { Chain, DAG.getConstant(SizeSoFar, MVT::i32), TmpVal }; SDValue Ops[] = {
Chain,
DAG.getConstant(Offsets[i], MVT::i32),
TmpVal };
Chain = DAG.getMemIntrinsicNode(NVPTXISD::StoreRetval, dl, Chain = DAG.getMemIntrinsicNode(NVPTXISD::StoreRetval, dl,
DAG.getVTList(MVT::Other), Ops, DAG.getVTList(MVT::Other), Ops,
TheStoreType, TheStoreType,
MachinePointerInfo()); MachinePointerInfo());
if(TheValType.isVector())
SizeSoFar +=
TheStoreType.getVectorElementType().getStoreSizeInBits() / 8;
else
SizeSoFar += TheStoreType.getStoreSizeInBits()/8;
} }
} }
} }