6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-01-06 20:32:19 +00:00
Code Issues Projects Releases Wiki Activity

Update the README

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@25902 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Nate Begeman 2006-02-02 07:27:56 +00:00
parent 3603cd62ae
commit 93c740bbbb
1 changed files with 3 additions and 19 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

22
lib/Target/PowerPC/README.txt
View File

@ -94,19 +94,6 @@ more than one use. Itanium will want this too.
===-------------------------------------------------------------------------===
int foo(int a, int b) { return a == b ? 16 : 0; }
_foo:
cmpw cr7, r3, r4
mfcr r2
rlwinm r2, r2, 31, 31, 31
slwi r3, r2, 4
blr
If we exposed the srl & mask ops after the MFCR that we are doing to select
the correct CR bit, then we could fold the slwi into the rlwinm before it.
===-------------------------------------------------------------------------===
#define ARRAY_LENGTH 16
union bitfield {
@ -451,16 +438,13 @@ _test:
cntlzw r2, r2
cntlzw r3, r3
srwi r2, r2, 5
srwi r3, r3, 5
li r4, 0
srwi r4, r3, 5
li r3, 0
cmpwi cr0, r2, 0
bne cr0, LBB1_2 ;
LBB1_1:
or r4, r3, r3
or r3, r4, r4
LBB1_2:
cmplw cr7, r4, r3
mfcr r2, 1
rlwinm r3, r2, 29, 31, 31
blr
noticed in 2005-05-11-Popcount-ffs-fls.c.