6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-10-25 10:27:04 +00:00
Code Issues Projects Releases Wiki Activity

ARM VDUPfd and VDUPfq can just be patterns. The instruction is the same

Browse Source 
as for VDUP32d and VDUP32q, respectively.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@127489 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Jim Grosbach
2011-03-11 20:44:08 +00:00
parent 81bb6551e6
commit 958108ad14
2 changed files with 2 additions and 14 deletions
Download Patch File Download Diff File Expand all files Collapse all files

10
lib/Target/ARM/ARMInstrNEON.td
View File

@@ -4436,14 +4436,8 @@ def VDUP8q : VDUPQ<0b11101110, 0b00, "8", v16i8>;
def VDUP16q : VDUPQ<0b11101010, 0b01, "16", v8i16>;
def VDUP32q : VDUPQ<0b11101010, 0b00, "32", v4i32>;
def VDUPfd : NVDup<0b11101000, 0b1011, 0b00, (outs DPR:$V), (ins GPR:$R),
IIC_VMOVIS, "vdup", "32", "$V, $R",
[(set DPR:$V, (v2f32 (NEONvdup
(f32 (bitconvert GPR:$R)))))]>;
def VDUPfq : NVDup<0b11101010, 0b1011, 0b00, (outs QPR:$V), (ins GPR:$R),
IIC_VMOVIS, "vdup", "32", "$V, $R",
[(set QPR:$V, (v4f32 (NEONvdup
(f32 (bitconvert GPR:$R)))))]>;
def : Pat<(v2f32 (NEONvdup (f32 (bitconvert GPR:$R)))), (VDUP32d GPR:$R)>;
def : Pat<(v4f32 (NEONvdup (f32 (bitconvert GPR:$R)))), (VDUP32q GPR:$R)>;
// VDUP : Vector Duplicate Lane (from scalar to all elements)