6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-04-12 23:37:33 +00:00
Code Issues Projects Releases Wiki Activity

Fix some warnings in an optimized build

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@23080 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner 2005-08-26 16:38:51 +00:00
parent 2bb06cdf27
commit 95e0682a42
2 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
lib/Target/PowerPC/PPCISelDAGToDAG.cpp
View File

@ -896,7 +896,7 @@ SDOperand PPC32DAGToDAGISel::Select(SDOperand Op) {
unsigned Opc;
switch (N->getValueType(0)) {
default: assert(0 && "Unknown type to ISD::SDIV"); break;
default: assert(0 && "Unknown type to ISD::SDIV");
case MVT::i32: Opc = PPC::DIVW; break;
case MVT::f32: Opc = PPC::FDIVS; break;
case MVT::f64: Opc = PPC::FDIV; break;
@ -1135,7 +1135,7 @@ SDOperand PPC32DAGToDAGISel::Select(SDOperand Op) {
SDOperand LHSH = Select(N->getOperand(1));
unsigned Imm;
bool ME, ZE;
bool ME = false, ZE = false;
if (isIntImmediate(N->getOperand(3), Imm)) {
ME = (signed)Imm == -1;
ZE = Imm == 0;

2
lib/Target/PowerPC/PPCISelPattern.cpp
View File

@ -1414,7 +1414,7 @@ unsigned ISel::SelectExpr(SDOperand N, bool Recording) {
Tmp2 = SelectExpr(N.getOperand(1));
if (N.getOpcode() == ISD::ADD_PARTS) {
bool ME, ZE;
bool ME = false, ZE = false;
if (isIntImmediate(N.getOperand(3), Tmp3)) {
ME = (signed)Tmp3 == -1;
ZE = Tmp3 == 0;