6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-03-14 15:33:34 +00:00
Code Issues Projects Releases Wiki Activity

clean up

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@20051 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Andrew Lenharth 2005-02-05 17:41:39 +00:00
parent d4bdd548fc
commit 97127a1391
1 changed files with 2 additions and 5 deletions

7
lib/Target/Alpha/AlphaISelPattern.cpp

@ -383,10 +383,8 @@ unsigned ISel::SelectExprFP(SDOperand N, unsigned Result)
} }
else if (ConstantPoolSDNode *CP = dyn_cast<ConstantPoolSDNode>(Address)) { else if (ConstantPoolSDNode *CP = dyn_cast<ConstantPoolSDNode>(Address)) {
AlphaLowering.restoreGP(BB); AlphaLowering.restoreGP(BB);
if (DestType == MVT::f64) { Opc = DestType == MVT::f64 ? Alpha::LDT_SYM : Alpha::LDS_SYM;
BuildMI(BB, Alpha::LDT_SYM, 1, Result).addConstantPoolIndex(CP->getIndex()); BuildMI(BB, Opc, 1, Result).addConstantPoolIndex(CP->getIndex());
} else {
BuildMI(BB, Alpha::LDS_SYM, 1, Result).addConstantPoolIndex(CP->getIndex());
} }
} }
else else
@ -846,7 +844,6 @@ unsigned ISel::SelectExpr(SDOperand N) {
BuildMI(BB, Alpha::CMPEQ, 2, Tmp3).addReg(Tmp1).addReg(Tmp2); BuildMI(BB, Alpha::CMPEQ, 2, Tmp3).addReg(Tmp1).addReg(Tmp2);
//and invert //and invert
BuildMI(BB, Alpha::CMPEQ, 2, Result).addReg(Alpha::R31).addReg(Tmp3); BuildMI(BB, Alpha::CMPEQ, 2, Result).addReg(Alpha::R31).addReg(Tmp3);
//BuildMI(BB,Alpha::ORNOT, 2, Result).addReg(Alpha::R31).addReg(Tmp3);
return Result; return Result;
} }
} }