6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-08-10 02:25:47 +00:00
Code Issues Projects Releases Wiki Activity

apparently rdy isn't actually a psuedo instruction. Use rd %y

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@24848 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner
2005-12-19 00:53:02 +00:00
parent beecfd2b2d
commit 97561fc2eb
2 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
lib/Target/Sparc/SparcInstrInfo.td
View File

@@ -581,7 +581,7 @@ let Uses = [O0, O1, O2, O3, O4, O5], hasDelaySlot = 1, isCall = 1,
// Section B.28 - Read State Register Instructions // Section B.28 - Read State Register Instructions
def RDY : F3_1<2, 0b101000, def RDY : F3_1<2, 0b101000,
(ops IntRegs:$dst), (ops IntRegs:$dst),
"rdy $dst", []>; "rd %y, $dst", []>;
// Section B.29 - Write State Register Instructions // Section B.29 - Write State Register Instructions
def WRYrr : F3_1<2, 0b110000, def WRYrr : F3_1<2, 0b110000,

2
lib/Target/SparcV8/SparcV8InstrInfo.td
View File

@@ -581,7 +581,7 @@ let Uses = [O0, O1, O2, O3, O4, O5], hasDelaySlot = 1, isCall = 1,
// Section B.28 - Read State Register Instructions // Section B.28 - Read State Register Instructions
def RDY : F3_1<2, 0b101000, def RDY : F3_1<2, 0b101000,
(ops IntRegs:$dst), (ops IntRegs:$dst),
"rdy $dst", []>; "rd %y, $dst", []>;
// Section B.29 - Write State Register Instructions // Section B.29 - Write State Register Instructions
def WRYrr : F3_1<2, 0b110000, def WRYrr : F3_1<2, 0b110000,