6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-07-22 23:24:59 +00:00
Code Issues Projects Releases Wiki Activity

Use a better idiom to silence compiler warnings.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@51131 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Evan Cheng
2008-05-14 21:08:07 +00:00
parent 4186ad56cf
commit 97e60d9e8c
1 changed files with 5 additions and 20 deletions
Download Patch File Download Diff File Expand all files Collapse all files

25
lib/CodeGen/SelectionDAG/ScheduleDAG.cpp
View File

@@ -406,11 +406,8 @@ void ScheduleDAG::EmitCopyFromReg(SDNode *Node, unsigned ResNo,
// Just use the input register directly! // Just use the input register directly!
if (InstanceNo > 0) if (InstanceNo > 0)
VRBaseMap.erase(SDOperand(Node, ResNo)); VRBaseMap.erase(SDOperand(Node, ResNo));
#ifndef NDEBUG
bool isNew = VRBaseMap.insert(std::make_pair(SDOperand(Node,ResNo),SrcReg)); bool isNew = VRBaseMap.insert(std::make_pair(SDOperand(Node,ResNo),SrcReg));
#else isNew = isNew; // Silence compiler warning.
VRBaseMap.insert(std::make_pair(SDOperand(Node,ResNo),SrcReg));
#endif
assert(isNew && "Node emitted out of order - early"); assert(isNew && "Node emitted out of order - early");
return; return;
} }
@@ -468,11 +465,8 @@ void ScheduleDAG::EmitCopyFromReg(SDNode *Node, unsigned ResNo,
if (InstanceNo > 0) if (InstanceNo > 0)
VRBaseMap.erase(SDOperand(Node, ResNo)); VRBaseMap.erase(SDOperand(Node, ResNo));
#ifndef NDEBUG
bool isNew = VRBaseMap.insert(std::make_pair(SDOperand(Node,ResNo), VRBase)); bool isNew = VRBaseMap.insert(std::make_pair(SDOperand(Node,ResNo), VRBase));
#else isNew = isNew; // Silence compiler warning.
VRBaseMap.insert(std::make_pair(SDOperand(Node,ResNo), VRBase));
#endif
assert(isNew && "Node emitted out of order - early"); assert(isNew && "Node emitted out of order - early");
} }
@@ -529,11 +523,8 @@ void ScheduleDAG::CreateVirtualRegisters(SDNode *Node, MachineInstr *MI,
MI->addOperand(MachineOperand::CreateReg(VRBase, true)); MI->addOperand(MachineOperand::CreateReg(VRBase, true));
} }
#ifndef NDEBUG
bool isNew = VRBaseMap.insert(std::make_pair(SDOperand(Node,i), VRBase)); bool isNew = VRBaseMap.insert(std::make_pair(SDOperand(Node,i), VRBase));
#else isNew = isNew; // Silence compiler warning.
VRBaseMap.insert(std::make_pair(SDOperand(Node,i), VRBase));
#endif
assert(isNew && "Node emitted out of order - early"); assert(isNew && "Node emitted out of order - early");
} }
} }
@@ -785,11 +776,8 @@ void ScheduleDAG::EmitSubregNode(SDNode *Node,
} else } else
assert(0 && "Node is not insert_subreg, extract_subreg, or subreg_to_reg"); assert(0 && "Node is not insert_subreg, extract_subreg, or subreg_to_reg");
#ifndef NDEBUG
bool isNew = VRBaseMap.insert(std::make_pair(SDOperand(Node,0), VRBase)); bool isNew = VRBaseMap.insert(std::make_pair(SDOperand(Node,0), VRBase));
#else isNew = isNew; // Silence compiler warning.
VRBaseMap.insert(std::make_pair(SDOperand(Node,0), VRBase));
#endif
assert(isNew && "Node emitted out of order - early"); assert(isNew && "Node emitted out of order - early");
} }
@@ -1016,11 +1004,8 @@ void ScheduleDAG::EmitCrossRCCopy(SUnit *SU,
// Copy from physical register. // Copy from physical register.
assert(I->Reg && "Unknown physical register!"); assert(I->Reg && "Unknown physical register!");
unsigned VRBase = MRI.createVirtualRegister(SU->CopyDstRC); unsigned VRBase = MRI.createVirtualRegister(SU->CopyDstRC);
#ifndef NDEBUG
bool isNew = VRBaseMap.insert(std::make_pair(SU, VRBase)); bool isNew = VRBaseMap.insert(std::make_pair(SU, VRBase));
#else isNew = isNew; // Silence compiler warning.
VRBaseMap.insert(std::make_pair(SU, VRBase));
#endif
assert(isNew && "Node emitted out of order - early"); assert(isNew && "Node emitted out of order - early");
TII->copyRegToReg(*BB, BB->end(), VRBase, I->Reg, TII->copyRegToReg(*BB, BB->end(), VRBase, I->Reg,
SU->CopyDstRC, SU->CopySrcRC); SU->CopyDstRC, SU->CopySrcRC);