6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-01-06 20:32:19 +00:00
Code Issues Projects Releases Wiki Activity

Pass signed (not unsigned) 10 bit field to SPU 'ori' instruction.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@139004 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Kalle Raiskila 2011-09-02 10:05:01 +00:00
parent 5ffedb9352
commit 989621f1f8
2 changed files with 14 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
lib/Target/CellSPU/SPUInstrInfo.td
View File

@ -1594,8 +1594,8 @@ multiclass BitwiseOrImm
{ {
def v4i32: ORIVecInst<v4i32, v4i32Uns10Imm>; def v4i32: ORIVecInst<v4i32, v4i32Uns10Imm>;
def r32: ORIInst<(outs R32C:$rT), (ins R32C:$rA, u10imm_i32:$val), def r32: ORIInst<(outs R32C:$rT), (ins R32C:$rA, s10imm_i32:$val),
[(set R32C:$rT, (or R32C:$rA, i32ImmUns10:$val))]>; [(set R32C:$rT, (or R32C:$rA, i32ImmSExt10:$val))]>;
// i16i32: hacked version of the ori instruction to extend 16-bit quantities // i16i32: hacked version of the ori instruction to extend 16-bit quantities
// to 32-bit quantities. used exclusively to match "anyext" conversions (vide // to 32-bit quantities. used exclusively to match "anyext" conversions (vide

13
test/CodeGen/CellSPU/or_ops.ll
View File

@ -1,9 +1,11 @@
; RUN: llc < %s -march=cellspu > %t1.s ; RUN: llc < %s -march=cellspu > %t1.s
; RUN: grep and %t1.s | count 2 ; RUN: grep and %t1.s | count 2
; RUN: grep orc %t1.s | count 85 ; RUN: grep orc %t1.s | count 85
; RUN: grep ori %t1.s | count 30 ; RUN: grep ori %t1.s | count 34
; RUN: grep orhi %t1.s | count 30 ; RUN: grep orhi %t1.s | count 30
; RUN: grep orbi %t1.s | count 15 ; RUN: grep orbi %t1.s | count 15
; RUN: FileCheck %s < %t1.s
target datalayout = "E-p:32:32:128-f64:64:128-f32:32:128-i64:32:128-i32:32:128-i16:16:128-i8:8:128-i1:8:128-a0:0:128-v128:128:128-s0:128:128" target datalayout = "E-p:32:32:128-f64:64:128-f32:32:128-i64:32:128-i32:32:128-i16:16:128-i8:8:128-i1:8:128-a0:0:128-v128:128:128-s0:128:128"
target triple = "spu" target triple = "spu"
@ -210,6 +212,15 @@ define signext i32 @ori_i32(i32 signext %in) {
ret i32 %tmp38 ret i32 %tmp38
} }
define i32 @ori_i32_600(i32 %in) {
;600 does not fit into 'ori' immediate field
;CHECK: ori_i32_600
;CHECK: il
;CHECK: ori
%tmp = or i32 %in, 600
ret i32 %tmp
}
; ORHI instruction generation (i16 data type): ; ORHI instruction generation (i16 data type):
define <8 x i16> @orhi_v8i16_1(<8 x i16> %in) { define <8 x i16> @orhi_v8i16_1(<8 x i16> %in) {
%tmp2 = or <8 x i16> %in, < i16 511, i16 511, i16 511, i16 511, %tmp2 = or <8 x i16> %in, < i16 511, i16 511, i16 511, i16 511,