6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-02-07 14:33:15 +00:00
Code Issues Projects Releases Wiki Activity

Fix some comments, avoid sign extending booleans when zero extend works fine

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@13440 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner 2004-05-09 23:16:33 +00:00
parent 96e3b426d5
commit 9984fd0df9
2 changed files with 10 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
lib/Target/X86/InstSelectSimple.cpp
View File

@ -886,9 +886,9 @@ unsigned ISel::EmitComparison(unsigned OpNum, Value *Op0, Value *Op1,
// each, then uses a conditional move to handle the overflow case. For // each, then uses a conditional move to handle the overflow case. For
// example, a setlt for long would generate code like this: // example, a setlt for long would generate code like this:
// //
// AL = lo(op1) < lo(op2) // Signedness depends on operands // AL = lo(op1) < lo(op2) // Always unsigned comparison
// BL = hi(op1) < hi(op2) // Always unsigned comparison // BL = hi(op1) < hi(op2) // Signedness depends on operands
// dest = hi(op1) == hi(op2) ? AL : BL; // dest = hi(op1) == hi(op2) ? BL : AL;
// //
// FIXME: This would be much better if we had hierarchical register // FIXME: This would be much better if we had hierarchical register
@ -960,7 +960,7 @@ unsigned ISel::EmitComparison(unsigned OpNum, Value *Op0, Value *Op1,
// //
// AL = lo(op1) < lo(op2) // Signedness depends on operands // AL = lo(op1) < lo(op2) // Signedness depends on operands
// BL = hi(op1) < hi(op2) // Always unsigned comparison // BL = hi(op1) < hi(op2) // Always unsigned comparison
// dest = hi(op1) == hi(op2) ? AL : BL; // dest = hi(op1) == hi(op2) ? BL : AL;
// //
// FIXME: This would be much better if we had hierarchical register // FIXME: This would be much better if we had hierarchical register
@ -1193,7 +1193,7 @@ void ISel::emitSelectOperation(MachineBasicBlock *MBB,
/// operand, in the specified target register. /// operand, in the specified target register.
/// ///
void ISel::promote32(unsigned targetReg, const ValueRecord &VR) { void ISel::promote32(unsigned targetReg, const ValueRecord &VR) {
bool isUnsigned = VR.Ty->isUnsigned(); bool isUnsigned = VR.Ty->isUnsigned() || VR.Ty == Type::BoolTy;
Value *Val = VR.Val; Value *Val = VR.Val;
const Type *Ty = VR.Ty; const Type *Ty = VR.Ty;

10
lib/Target/X86/X86ISelSimple.cpp
View File

@ -886,9 +886,9 @@ unsigned ISel::EmitComparison(unsigned OpNum, Value *Op0, Value *Op1,
// each, then uses a conditional move to handle the overflow case. For // each, then uses a conditional move to handle the overflow case. For
// example, a setlt for long would generate code like this: // example, a setlt for long would generate code like this:
// //
// AL = lo(op1) < lo(op2) // Signedness depends on operands // AL = lo(op1) < lo(op2) // Always unsigned comparison
// BL = hi(op1) < hi(op2) // Always unsigned comparison // BL = hi(op1) < hi(op2) // Signedness depends on operands
// dest = hi(op1) == hi(op2) ? AL : BL; // dest = hi(op1) == hi(op2) ? BL : AL;
// //
// FIXME: This would be much better if we had hierarchical register // FIXME: This would be much better if we had hierarchical register
@ -960,7 +960,7 @@ unsigned ISel::EmitComparison(unsigned OpNum, Value *Op0, Value *Op1,
// //
// AL = lo(op1) < lo(op2) // Signedness depends on operands // AL = lo(op1) < lo(op2) // Signedness depends on operands
// BL = hi(op1) < hi(op2) // Always unsigned comparison // BL = hi(op1) < hi(op2) // Always unsigned comparison
// dest = hi(op1) == hi(op2) ? AL : BL; // dest = hi(op1) == hi(op2) ? BL : AL;
// //
// FIXME: This would be much better if we had hierarchical register // FIXME: This would be much better if we had hierarchical register
@ -1193,7 +1193,7 @@ void ISel::emitSelectOperation(MachineBasicBlock *MBB,
/// operand, in the specified target register. /// operand, in the specified target register.
/// ///
void ISel::promote32(unsigned targetReg, const ValueRecord &VR) { void ISel::promote32(unsigned targetReg, const ValueRecord &VR) {
bool isUnsigned = VR.Ty->isUnsigned(); bool isUnsigned = VR.Ty->isUnsigned() || VR.Ty == Type::BoolTy;
Value *Val = VR.Val; Value *Val = VR.Val;
const Type *Ty = VR.Ty; const Type *Ty = VR.Ty;