6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-02-21 06:30:16 +00:00
Code Issues Projects Releases Wiki Activity

Rename MVT::untyped to MVT::Untyped to match similar nomenclature.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@144747 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Owen Anderson 2011-11-16 01:02:57 +00:00
parent 79f0bfcc20
commit 99aa14ff64
5 changed files with 6 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
include/llvm/CodeGen/ValueTypes.h
View File

@ -83,7 +83,7 @@ namespace llvm {
isVoid = 35, // This has no value isVoid = 35, // This has no value
untyped = 36, // This value takes a register, but has Untyped = 36, // This value takes a register, but has
// unspecified type. The register class // unspecified type. The register class
// will be determined by the opcode. // will be determined by the opcode.

2
lib/CodeGen/MachineLICM.cpp
View File

@ -670,7 +670,7 @@ MachineLICM::getRegisterClassIDAndCost(const MachineInstr *MI,
unsigned &RCId, unsigned &RCCost) const { unsigned &RCId, unsigned &RCCost) const {
const TargetRegisterClass *RC = MRI->getRegClass(Reg); const TargetRegisterClass *RC = MRI->getRegClass(Reg);
EVT VT = *RC->vt_begin(); EVT VT = *RC->vt_begin();
if (VT == MVT::untyped) { if (VT == MVT::Untyped) {
RCId = RC->getID(); RCId = RC->getID();
RCCost = 1; RCCost = 1;
} else { } else {

4
lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp
View File

@ -267,7 +267,7 @@ private:
/// GetCostForDef - Looks up the register class and cost for a given definition. /// GetCostForDef - Looks up the register class and cost for a given definition.
/// Typically this just means looking up the representative register class, /// Typically this just means looking up the representative register class,
/// but for untyped values (MVT::untyped) it means inspecting the node's /// but for untyped values (MVT::Untyped) it means inspecting the node's
/// opcode to determine what register class is being generated. /// opcode to determine what register class is being generated.
static void GetCostForDef(const ScheduleDAGSDNodes::RegDefIter &RegDefPos, static void GetCostForDef(const ScheduleDAGSDNodes::RegDefIter &RegDefPos,
const TargetLowering *TLI, const TargetLowering *TLI,
@ -278,7 +278,7 @@ static void GetCostForDef(const ScheduleDAGSDNodes::RegDefIter &RegDefPos,
// Special handling for untyped values. These values can only come from // Special handling for untyped values. These values can only come from
// the expansion of custom DAG-to-DAG patterns. // the expansion of custom DAG-to-DAG patterns.
if (VT == MVT::untyped) { if (VT == MVT::Untyped) {
const SDNode *Node = RegDefPos.GetNode(); const SDNode *Node = RegDefPos.GetNode();
unsigned Opcode = Node->getMachineOpcode(); unsigned Opcode = Node->getMachineOpcode();

2
lib/VMCore/ValueTypes.cpp
View File

@ -139,7 +139,7 @@ std::string EVT::getEVTString() const {
case MVT::v2f64: return "v2f64"; case MVT::v2f64: return "v2f64";
case MVT::v4f64: return "v4f64"; case MVT::v4f64: return "v4f64";
case MVT::Metadata:return "Metadata"; case MVT::Metadata:return "Metadata";
case MVT::untyped: return "untyped"; case MVT::Untyped: return "Untyped";
} }
} }

2
utils/TableGen/CodeGenTarget.cpp
View File

@ -90,7 +90,7 @@ std::string llvm::getEnumName(MVT::SimpleValueType T) {
case MVT::Metadata: return "MVT::Metadata"; case MVT::Metadata: return "MVT::Metadata";
case MVT::iPTR: return "MVT::iPTR"; case MVT::iPTR: return "MVT::iPTR";
case MVT::iPTRAny: return "MVT::iPTRAny"; case MVT::iPTRAny: return "MVT::iPTRAny";
case MVT::untyped: return "MVT::untyped"; case MVT::Untyped: return "MVT::Untyped";
default: assert(0 && "ILLEGAL VALUE TYPE!"); return ""; default: assert(0 && "ILLEGAL VALUE TYPE!"); return "";
} }
} }