mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-01-10 18:34:09 +00:00
Adjust some comments per review.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@93580 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
3f5db85b57
commit
9a23981ecc
@ -422,11 +422,13 @@ void X86AsmPrinter::printInstructionThroughMCStreamer(const MachineInstr *MI) {
|
||||
printLabel(MI);
|
||||
return;
|
||||
case TargetInstrInfo::DEBUG_VALUE: {
|
||||
// FIXME: if this is implemented for another target before it goes
|
||||
// away completely, the common part should be moved into AsmPrinter.
|
||||
if (!VerboseAsm)
|
||||
return;
|
||||
O << '\t' << MAI->getCommentString() << "DEBUG_VALUE: ";
|
||||
unsigned NOps = MI->getNumOperands();
|
||||
// cast away const; DIetc do not take const operands for some reason
|
||||
// cast away const; DIetc do not take const operands for some reason.
|
||||
DIVariable V((MDNode*)(MI->getOperand(NOps-1).getMetadata()));
|
||||
O << V.getName();
|
||||
O << " <- ";
|
||||
@ -435,7 +437,7 @@ void X86AsmPrinter::printInstructionThroughMCStreamer(const MachineInstr *MI) {
|
||||
assert(MI->getOperand(0).getType()==MachineOperand::MO_Register);
|
||||
printOperand(MI, 0);
|
||||
} else {
|
||||
// Frame address. Currently handles ESP or ESP + offset only
|
||||
// Frame address. Currently handles register +- offset only.
|
||||
assert(MI->getOperand(0).getType()==MachineOperand::MO_Register);
|
||||
assert(MI->getOperand(3).getType()==MachineOperand::MO_Immediate);
|
||||
O << '['; printOperand(MI, 0); O << '+'; printOperand(MI, 3); O << ']';
|
||||
|
Loading…
x
Reference in New Issue
Block a user