6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-11-04 05:17:07 +00:00
Code Issues Projects Releases Wiki Activity

Fixed a comment

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@226806 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Elena Demikhovsky
2015-01-22 10:01:36 +00:00
parent cdce03426d
commit 9cb8df2c75
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
lib/CodeGen/SelectionDAG/DAGCombiner.cpp
View File

@@ -9497,7 +9497,7 @@ SDValue DAGCombiner::ReduceLoadOpStoreWidth(SDNode *N) {
unsigned MSB = BitWidth - Imm.countLeadingZeros() - 1; unsigned MSB = BitWidth - Imm.countLeadingZeros() - 1;
unsigned NewBW = NextPowerOf2(MSB - ShAmt); unsigned NewBW = NextPowerOf2(MSB - ShAmt);
EVT NewVT = EVT::getIntegerVT(*DAG.getContext(), NewBW); EVT NewVT = EVT::getIntegerVT(*DAG.getContext(), NewBW);
// The narowwing should be profitable, the load/store operation should be // The narrowwing should be profitable, the load/store operation should be
// legal (or custom) and the store size should be equal to the NewVT width. // legal (or custom) and the store size should be equal to the NewVT width.
while (NewBW < BitWidth && while (NewBW < BitWidth &&
(NewVT.getStoreSizeInBits() != NewBW || (NewVT.getStoreSizeInBits() != NewBW ||