6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-07-01 12:24:24 +00:00
Code Issues Projects Releases Wiki Activity

Remove extraneous close parenthesis.

Browse Source 
Fix build breakage.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@121596 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Nick Lewycky
2010-12-10 23:14:35 +00:00
parent 5a4308bca8
commit a0bb037283
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
lib/CodeGen/RegAllocGreedy.cpp
View File

@ -232,7 +232,7 @@ unsigned RAGreedy::selectOrSplit(LiveInterval &VirtReg,
// Check for an available register in this class. // Check for an available register in this class.
DEBUG({ DEBUG({
const TargetRegisterClass *TRC = MRI->getRegClass(VirtReg.reg); const TargetRegisterClass *TRC = MRI->getRegClass(VirtReg.reg);
dbgs() << "RegClass: " << TRC->getName() << ' '); dbgs() << "RegClass: " << TRC->getName() << ' ';
}); });
AllocationOrder Order(VirtReg.reg, *VRM, ReservedRegs); AllocationOrder Order(VirtReg.reg, *VRM, ReservedRegs);